aboutsummaryrefslogtreecommitdiffstats
path: root/passes
Commit message (Expand)AuthorAgeFilesLines
* Cleanup of dfflibmap cellmap exploration codeClifford Wolf2013-12-201-17/+20
* Further improved dfflibmap cellmap explorationClifford Wolf2013-12-201-14/+18
* Fixed dfflibmap endless-loop bugClifford Wolf2013-12-201-0/+1
* Prefer non-inverted clocks in dfflibmapClifford Wolf2013-12-191-6/+8
* Added sat -max_undef featureClifford Wolf2013-12-071-11/+50
* Added "sat" undef support and "sat -set-init" optionsClifford Wolf2013-12-071-40/+146
* Fixed compiler warining in passes/sat/eval.ccClifford Wolf2013-12-071-2/+2
* Added eval -set-undef and eval -tableClifford Wolf2013-12-071-11/+140
* Fixes in fsm detect/extract for better detection of non-fsm circuitsClifford Wolf2013-12-062-4/+4
* Replaced signed_parameters API with CONST_FLAG_SIGNEDClifford Wolf2013-12-042-2/+2
* Replaced RTLIL::Const::str with generic decoder methodClifford Wolf2013-12-0412-34/+24
* Fixed submod for non-primitive cellsClifford Wolf2013-12-021-0/+1
* Fixed submod for non-cleaned designsClifford Wolf2013-12-021-1/+4
* A fix in memory_dff for write ports with static addressesClifford Wolf2013-12-011-10/+10
* Progress on AppNote 011Clifford Wolf2013-11-291-0/+4
* Added pattern support to "ls" commandClifford Wolf2013-11-281-30/+35
* Improved ID matching scheme in select (and thus for all commands)Clifford Wolf2013-11-281-2/+12
* Fixes and improvements in "show" commandClifford Wolf2013-11-281-10/+42
* Added "src" attribute to processesClifford Wolf2013-11-281-1/+4
* Added support for "show -pause" and "show -format dot"Clifford Wolf2013-11-281-6/+30
* Tighter integration of ABC buildClifford Wolf2013-11-271-0/+2
* Started implementing undef support in "sat" commandClifford Wolf2013-11-251-12/+103
* Bugfixes in new "stat" commandClifford Wolf2013-11-251-7/+1
* Added "stat" commandClifford Wolf2013-11-252-0/+219
* Improvements in satgen undef handlingClifford Wolf2013-11-251-14/+39
* Improvements in satgen undef handlingClifford Wolf2013-11-251-4/+20
* Started implementing undef handling in satgenClifford Wolf2013-11-251-9/+30
* Using simplemap mappers from techmapClifford Wolf2013-11-242-28/+64
* Added simplemap passClifford Wolf2013-11-242-0/+518
* Added module->avail_parameters (for advanced techmap features)Clifford Wolf2013-11-241-2/+8
* Added techmap -D and -I optionsClifford Wolf2013-11-241-2/+16
* Added "techmap -share_map" optionClifford Wolf2013-11-241-0/+9
* Remove auto_wire framework (smarter than the verilog standard)Clifford Wolf2013-11-241-60/+0
* Implemented correct handling of signed module parametersClifford Wolf2013-11-242-2/+2
* Fixed "flatten" top-module detection: Only use on fully selected designsClifford Wolf2013-11-241-3/+4
* Added "top" attribute to mark top module in hierarchyClifford Wolf2013-11-242-3/+43
* Improved handling of techmap special wiresClifford Wolf2013-11-231-1/+3
* Added more generic _TECHMAP_ wire mechanism to techmap passClifford Wolf2013-11-231-77/+185
* Renamed "placeholder" to "blackbox"Clifford Wolf2013-11-224-9/+9
* Updated abcClifford Wolf2013-11-211-10/+27
* Major improvements in mem2reg and added "init" sync rulesClifford Wolf2013-11-213-0/+117
* Fixed a bug in "add -global_input"Clifford Wolf2013-11-211-16/+17
* Added "proc_arst -global_arst" featureClifford Wolf2013-11-202-8/+81
* Added "add" command (only wires for now)Clifford Wolf2013-11-202-0/+155
* Renamed temp module generated by "abc" pass from "logic" to "netlist"Clifford Wolf2013-11-192-6/+6
* Fixed abc pass blif parser for constant bitsClifford Wolf2013-11-131-18/+57
* Cleanups and bugfixes in response to new internal cell checkerClifford Wolf2013-11-112-2/+3
* Call internal checker more oftenClifford Wolf2013-11-101-0/+2
* Improved user-friendliness of "sat" and "eval" expression parsingClifford Wolf2013-11-092-20/+16
* Added verification of SAT model to "eval -vloghammer_report" commandClifford Wolf2013-11-091-0/+43
generated by cgit v1.2.3 (git 2.25.1) at 2025-02-24 21:49:01 +0000