aboutsummaryrefslogtreecommitdiffstats
path: root/passes/opt
Commit message (Expand)AuthorAgeFilesLines
* Add "opt_expr -fine" feature to remove neutral bits from reduce and logic ope...Clifford Wolf2017-07-261-0/+47
* Excluded $_TBUF_ from opt_merge passSalvador E. Tropea2017-07-031-0/+1
* Fix and_or_buffer optimization in opt_expr for signed operatorsClifford Wolf2017-07-011-2/+2
* Add $tribuf to opt_merge blacklistClifford Wolf2017-06-301-0/+1
* Squelch trailing whitespaceLarry Doolittle2017-04-121-3/+3
* Disable opt_merge for $anyseq and $anyconstClifford Wolf2017-02-281-0/+3
* Add $live and $fair cell types, add support for s_eventually keywordClifford Wolf2017-02-251-1/+1
* Fixed some "used uninitialized" warnings in opt_exprClifford Wolf2017-02-111-1/+2
* Add optimization of (a && 1'b1) and (a || 1'b0)Clifford Wolf2017-02-111-7/+22
* Fix issue #306, "Bug in opt -full"C-Elegans2017-02-101-1/+19
* Fix handling of init attributes with strange widthClifford Wolf2017-02-092-3/+9
* Add $cover cell type and SVA cover() supportClifford Wolf2017-02-041-1/+1
* Fix indenting and log messages in code merged from opt_compare_prClifford Wolf2017-01-311-102/+120
* Merge branch 'opt_compare_pr' of https://github.com/C-Elegans/yosys into C-El...Clifford Wolf2017-01-311-1/+103
|\
| * Refactor and generalize the comparision optimizationC-Elegans2017-01-301-22/+42
| * Do not use b.as_int() in calculation of bit setC-Elegans2017-01-211-8/+29
| * Optimize compares to powers of 2C-Elegans2017-01-164-81/+61
| * Fix issue #269, optimize signed compare with 0C-Elegans2017-01-153-0/+81
* | Improve opt_rmdff support for $dlatch cellsClifford Wolf2017-01-311-4/+22
|/
* Added opt_rmdff support for $ff cellsClifford Wolf2016-10-141-5/+13
* Added "opt_rmdff -keepdc"Clifford Wolf2016-09-302-7/+20
* Improved init spec handling in opt_rmdff, modernized the code a bitClifford Wolf2016-08-301-39/+82
* Removed $predict againClifford Wolf2016-08-281-1/+1
* Added "wreduce -memx"Clifford Wolf2016-08-201-3/+14
* Optimize memory address port width in wreduce and memory_collect, not verilog...Clifford Wolf2016-08-191-0/+18
* After reading the SV spec, using non-standard predict() instead of expect()Clifford Wolf2016-07-211-1/+1
* Added basic support for $expect cellsClifford Wolf2016-07-131-1/+1
* Added opt_expr support for div/mod by power-of-twoClifford Wolf2016-05-291-0/+69
* Connections between inputs and inouts are driven by the inputClifford Wolf2016-04-261-0/+3
* Added "yosys -D" featureClifford Wolf2016-04-219-12/+12
* Fixed performance bug in "share" passClifford Wolf2016-04-211-2/+51
* Improvements in opt_exprClifford Wolf2016-04-211-12/+62
* Improved opt_merge support for $pmux cellsClifford Wolf2016-03-311-4/+46
* Typo fixes in opt_expr and opt_mergeClifford Wolf2016-03-312-2/+2
* Renamed opt_share to opt_mergeClifford Wolf2016-03-313-18/+18
* Renamed opt_const to opt_exprClifford Wolf2016-03-313-52/+53
* Fixed typo in log messageAndrew Zonenberg2016-03-301-1/+1
* Use alphanumerical order instead of idstring idx in opt_clean compare_signals()Clifford Wolf2016-02-021-1/+1
* Improvements in wreduceClifford Wolf2015-10-311-0/+25
* Import more std:: stuff into Yosys namespaceClifford Wolf2015-10-253-33/+33
* Fixed handling of driver-driver conflicts in wreduceClifford Wolf2015-10-241-8/+16
* Bugfixes in handling of "keep" attribute on wiresClifford Wolf2015-10-152-2/+8
* Added wreduce $mul support and fixed signed $mul opt_const bugClifford Wolf2015-09-252-5/+37
* Added detection of "mux inverter" chains in opt_constClifford Wolf2015-09-181-0/+2
* Fixed sharing of $memrd cellsClifford Wolf2015-09-121-0/+4
* gcc-4.6 build fixesClifford Wolf2015-09-011-2/+2
* Properly clean up unused "init" attributesClifford Wolf2015-08-181-2/+18
* Fixed opt_clean handling of inout portsClifford Wolf2015-08-161-2/+2
* Spell check (by Larry Doolittle)Clifford Wolf2015-08-142-2/+2
* Improved handling of "keep" attributes in hierarchical designs in opt_cleanClifford Wolf2015-08-121-25/+57
generated by cgit v1.2.3 (git 2.25.1) at 2025-02-25 00:04:29 +0000