iCE40/yosys - [no description]

	Commit message (Expand)	Author	Age	Files	Lines
*	Updated lexers & parsers to include prefixes	William Speirs	2014-10-15	1	-355/+0
*	Fixed win32 troubles with f.readsome()	Clifford Wolf	2014-10-11	1	-1/+1
*	Changed frontend-api from FILE to std::istream	Clifford Wolf	2014-08-23	1	-0/+3
*	Added support for DPI function with different names in C and Verilog	Clifford Wolf	2014-08-21	1	-4/+4
*	Added Verilog/AST support for DPI functions (dpi_call() still unimplemented)	Clifford Wolf	2014-08-21	1	-0/+22
*	Moved some stuff to kernel/yosys.{h,cc}, using Yosys:: namespace	Clifford Wolf	2014-07-31	1	-0/+3
*	Fixed counting verilog line numbers for "// synopsys translate_off" sections	Clifford Wolf	2014-07-30	1	-3/+3
*	Added handling of real-valued parameters/localparams	Clifford Wolf	2014-06-14	1	-2/+3
*	Added Verilog lexer and parser support for real values	Clifford Wolf	2014-06-13	1	-0/+10
*	Added read_verilog -sv options, added support for bit, logic,	Clifford Wolf	2014-06-12	1	-1/+16
*	added while and repeat support to verilog parser	Clifford Wolf	2014-06-06	1	-0/+2
*	Fixed clang -Wdeprecated-register warnings	Clifford Wolf	2014-04-20	1	-0/+5
*	Added support for `line compiler directive	Clifford Wolf	2014-03-11	1	-0/+11
*	Added Verilog support for "`default_nettype none"	Clifford Wolf	2014-02-17	1	-0/+12
*	Added Verilog parser support for asserts	Clifford Wolf	2014-01-19	1	-0/+2
*	Added proper === and !== support in constant expressions	Clifford Wolf	2013-12-27	1	-2/+2
*	Enable {* .. *} feature per default (removes dependency to REJECT feature in ...	Clifford Wolf	2013-11-22	1	-6/+2
*	Implemented indexed part selects	Clifford Wolf	2013-11-20	1	-0/+3
*	Added "synthesis" in (synopsys\|synthesis) comment support	Clifford Wolf	2013-11-20	1	-6/+6
*	fixed Verilog parser filename and line numbering issue with include files	Johann Glaser	2013-08-21	1	-0/+2
*	Added support for notif0/notif1 primitives	Johann Glaser	2013-08-20	1	-1/+1
*	Added support for bufif0/bufif1 primitives	Clifford Wolf	2013-08-19	1	-1/+1
*	Added defparam support to Verilog/AST frontend	Clifford Wolf	2013-07-04	1	-1/+2
*	More fixes for bugs found using xsthammer	Clifford Wolf	2013-06-13	1	-2/+2
*	Further improved and extended xsthammer	Clifford Wolf	2013-06-11	1	-0/+1
*	Added support for verilog === operator	Clifford Wolf	2013-05-07	1	-0/+2
*	Improvements and bugfixes for generate blocks with local signals	Clifford Wolf	2013-03-26	1	-1/+1
*	initial import	Clifford Wolf	2013-01-05	1	-0/+264