aboutsummaryrefslogtreecommitdiffstats
path: root/backends/aiger
Commit message (Expand)AuthorAgeFilesLines
* CleanupEddie Hung2019-06-141-1/+0
* Merge branch 'xaig' of github.com:YosysHQ/yosys into xaigEddie Hung2019-06-141-2/+1
|\
| * ecp5: Add abc9 optionDavid Shah2019-06-141-2/+1
* | Cleanup/optimise toposort in write_xaigerEddie Hung2019-06-141-54/+47
|/
* Remove unnecessary undriven_bits.insertEddie Hung2019-06-121-4/+1
* write_xaiger to preserve POs even if driven by constantEddie Hung2019-06-121-7/+6
* Add a couple more testsEddie Hung2019-06-121-21/+18
* More write_xaiger cleanupEddie Hung2019-06-121-40/+12
* Cleanup write_xaigerEddie Hung2019-06-121-92/+6
* ConsistencyEddie Hung2019-06-121-1/+1
* Add log_assert to ensure no loopsEddie Hung2019-06-041-1/+15
* Only toposort builtin and abc typesEddie Hung2019-06-041-6/+9
* When creating new holes cell, inherit parameters tooEddie Hung2019-06-031-1/+3
* ABC9 to understand flopsEddie Hung2019-05-311-46/+27
* Merge branch 'xaig' into xc7muxEddie Hung2019-05-311-8/+79
|\
| * Fix abc9 with (* keep *) wiresEddie Hung2019-04-231-6/+14
| * Revert "Temporarily remove 'r' extension"Eddie Hung2019-04-221-7/+77
* | Fix issue where keep signal became PI, but also box was adding CI driverEddie Hung2019-05-301-5/+19
* | Do not re-sort box_module portsEddie Hung2019-05-301-4/+6
* | Carry in/out to be the last input/output for chains to be preservedEddie Hung2019-05-301-0/+38
* | Fix abc_test024Eddie Hung2019-05-291-4/+5
* | Fix for abc9_test022Eddie Hung2019-05-281-2/+6
* | Small improvementEddie Hung2019-05-281-4/+2
* | Map file to include boxes not CI/COEddie Hung2019-05-271-45/+38
* | Instantiate cell type (from sym file) otherwise 'clean' warningsEddie Hung2019-05-271-2/+4
* | Add 'cinput' and 'coutput' to symbols file for boxesEddie Hung2019-05-271-34/+24
* | Fix "a" connectivityEddie Hung2019-05-261-5/+30
* | Fix padding, remove CIs from undriven_bits before erasing undriven POsEddie Hung2019-05-261-14/+8
* | Fix "a" extensionEddie Hung2019-05-261-8/+18
* | Fix "write_xaiger", and to write each box contents into holesEddie Hung2019-05-251-39/+62
* | Pad all boxes so that all input/output connections specifiedEddie Hung2019-05-211-22/+67
* | Remove topo sort no-loop assertion, with testEddie Hung2019-04-241-13/+0
* | Fix abc9 with (* keep *) wiresEddie Hung2019-04-231-6/+14
|/
* Temporarily remove 'r' extensionEddie Hung2019-04-221-77/+7
* Allow POs to be PIs in XAIGEddie Hung2019-04-221-7/+4
* Fixes for simple_abc9 testsEddie Hung2019-04-191-4/+8
* Do not assume inst_module is always presentEddie Hung2019-04-191-12/+9
* ignore_boxes -> holes_modeEddie Hung2019-04-191-6/+5
* Add flop support for write_xaigerEddie Hung2019-04-181-11/+83
* SpellingEddie Hung2019-04-181-1/+1
* Use new -wb flag for ABC flowEddie Hung2019-04-181-29/+31
* Fix $anyseq warning and cleanupEddie Hung2019-04-171-16/+7
* Cope with inout portsEddie Hung2019-04-171-1/+15
* Stop topological sort at abc_flop_qEddie Hung2019-04-171-7/+13
* Remove init* from xaiger, also topo-sort cells for box flowEddie Hung2019-04-171-95/+157
* OptimiseEddie Hung2019-04-161-4/+3
* CIs before PIs; also sort each cell's connections before iteratingEddie Hung2019-04-161-5/+7
* Port from xc7mux branchEddie Hung2019-04-161-37/+109
* Output __const0__ and __const1__ CIsEddie Hung2019-04-121-7/+10
* ci_bits and co_bits now a list, order is important for ABCEddie Hung2019-04-121-24/+34