aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
...
| | * | | | | Adding tests for dynamic part select optimisationdiego2020-04-167-0/+161
| |/ / / / /
| * | | | | Make mask-and-shift the default for bitselwriteClaire Wolf2020-04-161-1/+1
| | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Claire Wolf <claire@symbioticeda.com>
| * | | | | Add LookaheadRewriter for proper bitselwrite supportClaire Wolf2020-04-164-4/+144
| | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Claire Wolf <claire@symbioticeda.com>
| * | | | | Improved rewrite code for writing to bit slice (disabled for now)Claire Wolf2020-04-151-12/+64
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This adds the new rewrite rule. But it's still missing a check that makes sure the new rewrite rule is actually a valid substitute in the always block being processed. Therefore the new rewrite rule is just disabled for now. Signed-off-by: Claire Wolf <claire@symbioticeda.com>
* | | | | | Merge pull request #1961 from whitequark/paramod-original-namewhitequark2020-04-213-11/+7
|\ \ \ \ \ \ | | | | | | | | | | | | | | ast, rpc: record original name of $paramod\* as \hdlname attribute
| * | | | | | ast, rpc: record original name of $paramod\* as \hdlname attribute.whitequark2020-04-183-11/+7
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | The $paramod name mangling is not invertible (the \ character, which separates the module name from the parameters, is valid in the module name itself), which does not stop people from trying to invert it. This commit makes it easy to invert the name mangling by storing the original name explicitly, and fixes the firrtl backend to use the newly introduced attribute.
* | | | | | | tests: remove write_ilangEddie Hung2020-04-202-3/+0
| | | | | | |
* | | | | | | Merge pull request #1972 from YosysHQ/eddie/bug1970Eddie Hung2020-04-202-16/+52
|\ \ \ \ \ \ \ | |_|_|/ / / / |/| | | | | | abc9_ops: -prep_lut to be more robust
| * | | | | | abc9: -prep_lut to be more robustEddie Hung2020-04-201-16/+33
| | | | | | |
| * | | | | | abc9: add testcase reduced from #1970Eddie Hung2020-04-201-0/+19
|/ / / / / /
* | | | | | Merge pull request #1964 from YosysHQ/claire/sformatfClaire Wolf2020-04-201-8/+38
|\ \ \ \ \ \ | |_|_|_|_|/ |/| | | | | Extend support for format strings in Verilog front-end
| * | | | | Extend support for format strings in Verilog front-endClaire Wolf2020-04-181-8/+38
| | |_|/ / | |/| | | | | | | | | | | | | Signed-off-by: Claire Wolf <claire@symbioticeda.com>
* | | | | Merge pull request #1967 from whitequark/cxxrtl-blackbox-attributeswhitequark2020-04-192-49/+57
|\ \ \ \ \ | |/ / / / |/| | | | cxxrtl: provide attributes to black box factories, too
| * | | | cxxrtl: provide attributes to black box factories, too.whitequark2020-04-192-49/+57
|/ / / / | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Both parameters and attributes are necessary because the parameters have to be the same between every instantiation of the cell, but attributes may well vary. For example, for an UART PHY, the type of the PHY (tty, pty, socket) would be a parameter, but configuration of the implementation specified by the type (socket address) would be an attribute.
* | | | Merge pull request #1963 from whitequark/cxxrtl-blackboxeswhitequark2020-04-182-198/+637
|\ \ \ \ | | | | | | | | | | cxxrtl: add support for simple and templated C++ black boxes
| * | | | cxxrtl: add templated black box support.whitequark2020-04-181-16/+193
| | | | |
| * | | | cxxrtl: make eval() and commit() inline in blackboxes.whitequark2020-04-181-82/+103
| | | | | | | | | | | | | | | | | | | | | | | | | This change is a preparation for template blackboxes. It has no effect on current generated code.
| * | | | cxxrtl: add simple black box support.whitequark2020-04-182-70/+311
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This commit adds support for replacing RTLIL modules with CXXRTL black boxes. Black box port widths may not depend on the parameters with which it is instantiated (yet); the parameters may only be used to change the behavior of the black box.
| * | | | cxxrtl: use ID::X instead of ID(X). NFC.whitequark2020-04-181-107/+107
|/ / / /
* | | | Merge pull request #1955 from whitequark/cxxrtl-sync_alwayswhitequark2020-04-171-3/+13
|\ \ \ \ | | | | | | | | | | cxxrtl: correctly handle `sync always` rules
| * | | | cxxrtl: correctly handle `sync always` rules.whitequark2020-04-171-3/+13
| |/ / / | | | | | | | | | | | | Fixes #1948.
* | | | Merge pull request #1952 from boqwxp/add_edge_locationwhitequark2020-04-171-0/+3
|\ \ \ \ | |/ / / |/| | | Verilog frontend: add source location in more parser rules
| * | | Set Verilog source location for explicit blocks (`begin` ... `end`).Alberto Gonzalez2020-04-171-0/+1
| | | |
| * | | Add Verilog source location information to `AST_POSEDGE` and `AST_NEGEDGE` ↵Alberto Gonzalez2020-04-171-0/+2
| | | | | | | | | | | | | | | | nodes.
* | | | Merge pull request #1954 from YosysHQ/dave/fix-stdout-conflictwhitequark2020-04-171-3/+3
|\ \ \ \ | | | | | | | | | | qbfsat: Fix illegal use of 'stdout' identifier
| * | | | qbfsat: Fix illegal use of 'stdout' identifierDavid Shah2020-04-171-3/+3
| |/ / / | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
* | | | Merge pull request #1951 from whitequark/rtlil-string_attributewhitequark2020-04-172-19/+33
|\ \ \ \ | |/ / / |/| | | rtlil: add AttrObject::{get,set}_string_attribute, AttrObject::has_attribute
| * | | rtlil: add AttrObject::has_attribute.whitequark2020-04-162-0/+7
| | | |
| * | | rtlil: add AttrObject::{get,set}_string_attribute.whitequark2020-04-162-19/+26
| | | | | | | | | | | | | | | | And make {get,set}_src_attribute use those functions.
* | | | Merge pull request #1898 from boqwxp/locationswhitequark2020-04-171-0/+3
|\ \ \ \ | | | | | | | | | | Verilog frontend: add location information to parsed constants
| * | | | Add location information to `AST_CONSTANT` nodes.Alberto Gonzalez2020-04-161-0/+3
| | |_|/ | |/| |
* | | | Merge pull request #1864 from boqwxp/cleanup_techmap_abcwhitequark2020-04-171-99/+80
|\ \ \ \ | | | | | | | | | | Clean up pseudo-private member usage and simplify `passes/techmap/abc.cc`
| * | | | Simplify `passes/techmap/abc.cc` and remove superfluous `RTLIL::SigSpec` ↵Alberto Gonzalez2020-04-141-132/+49
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | constructions. Co-Authored-By: Eddie Hung <eddie@fpgeh.com>
| * | | | Clean up pseudo-private member usage and simplify `passes/techmap/abc.cc`.Alberto Gonzalez2020-04-051-99/+163
| | | | |
* | | | | Merge pull request #1888 from boqwxp/cleanup_scatterwhitequark2020-04-171-17/+11
|\ \ \ \ \ | | | | | | | | | | | | Clean up `passes/cmds/scatter.cc`.
| * | | | | Replace `std::map` with `dict`.Alberto Gonzalez2020-04-161-2/+2
| | | | | | | | | | | | | | | | | | | | | | | | Co-Authored-By: Eddie Hung <eddie@fpgeh.com>
| * | | | | Replace pseudo-private member access to `connections_` in ↵Alberto Gonzalez2020-04-161-13/+10
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | `passes/cmds/scatter.cc`. Co-Authored-By: N. Engelhardt <nak@symbioticeda.com>
| * | | | | Clean up `passes/cmds/scatter.cc`.Alberto Gonzalez2020-04-161-10/+7
| | |/ / / | |/| | |
* | | | | Merge pull request #1882 from boqwxp/cleanup_renamewhitequark2020-04-171-119/+103
|\ \ \ \ \ | | | | | | | | | | | | Clean up pseudo-private member usage in `passes/cmds/rename.cc`.
| * | | | | Use `dict` instead of `std::map`.Alberto Gonzalez2020-04-161-9/+9
| | | | | | | | | | | | | | | | | | | | | | | | Co-Authored-By: Eddie Hung <eddie@fpgeh.com>
| * | | | | Revert to `stringf()` rather than stringstreams.Alberto Gonzalez2020-04-161-12/+8
| | | | | |
| * | | | | Clean up pseudo-private member usage in `passes/cmds/rename.cc`.Alberto Gonzalez2020-04-161-119/+107
| |/ / / /
* | | | | Merge pull request #1929 from YosysHQ/eddie/select_unsetwhitequark2020-04-164-3/+43
|\ \ \ \ \ | |_|_|/ / |/| | | | select: add select -unset option
| * | | | tests: add select -unset testsEddie Hung2020-04-162-0/+20
| | | | |
| * | | | select: add select -unset optionEddie Hung2020-04-162-3/+23
| |/ / /
* | | | Merge pull request #1947 from whitequark/cxxrtl-usabilitywhitequark2020-04-162-10/+19
|\ \ \ \ | |/ / / |/| | | cxxrtl: minor documentation and usability improvements
| * | | cxxrtl: make ROMs writable, document memory::operator[].whitequark2020-04-162-4/+6
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | There is no practical benefit from using `const memory` for ROMs; it uses an std::vector internally, which prevents contemporary compilers from constant-propagating ROM contents. (It is not clear whether they are permitted to do so.) However, there is a major benefit from using non-const `memory` for ROMs, which is the ability to dynamically fill the ROM for each individual simulation.
| * | | cxxrtl: fix misleading example, caution about race conditions.whitequark2020-04-161-4/+13
| | | | | | | | | | | | | | | | Fixes #1944.
| * | | cxxrtl: remove inaccurate comment. NFC.whitequark2020-04-161-2/+0
| | |/ | |/|
* | | Merge pull request #1928 from YosysHQ/eddie/design_deleteEddie Hung2020-04-164-1/+40
|\ \ \ | | | | | | | | kernel: add design -delete option
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-25 14:05:09 +0000