Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Add (* abc_flop_q *) to brams_bb.v | Eddie Hung | 2019-06-04 | 1 | -8/+8 |
| | |||||
* | Fix name clash | Eddie Hung | 2019-06-04 | 1 | -11/+11 |
| | |||||
* | Add mux_map.v for wide mux | Eddie Hung | 2019-06-04 | 4 | -30/+82 |
| | |||||
* | Move ff_map back after ABC for shregmap | Eddie Hung | 2019-06-03 | 1 | -4/+4 |
| | |||||
* | Respect -nocarry | Eddie Hung | 2019-06-03 | 1 | -1/+3 |
| | |||||
* | Fix pmux2shiftx logic | Eddie Hung | 2019-06-03 | 1 | -1/+1 |
| | |||||
* | Merge mistake | Eddie Hung | 2019-06-03 | 1 | -14/+6 |
| | |||||
* | Merge remote-tracking branch 'origin/master' into xc7mux | Eddie Hung | 2019-06-03 | 6 | -5/+40 |
|\ | |||||
| * | Merge pull request #1061 from YosysHQ/eddie/techmap_and_arith_map | Eddie Hung | 2019-06-03 | 1 | -6/+5 |
| |\ | | | | | | | Execute techmap and arith_map simultaneously | ||||
| | * | Remove extra newline | Eddie Hung | 2019-06-03 | 1 | -1/+0 |
| | | | |||||
| | * | Execute techmap and arith_map simultaneously | Eddie Hung | 2019-06-03 | 1 | -6/+6 |
| |/ | |||||
| * | Only support Symbiotic EDA flavored Verific | Clifford Wolf | 2019-06-02 | 1 | -0/+8 |
| | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
| * | Fix "tee" handling of log_streams | Clifford Wolf | 2019-05-31 | 1 | -0/+5 |
| | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
| * | Enable Verific flag veri_elaborate_top_level_modules_having_interface_ports, ↵ | Clifford Wolf | 2019-05-30 | 1 | -0/+3 |
| | | | | | | | | | | | | fixes #1055 Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
| * | Merge pull request #1057 from mmicko/fix_478 | Clifford Wolf | 2019-05-30 | 1 | -0/+4 |
| |\ | | | | | | | Aded one more load of .conf to support change of prefix | ||||
| | * | Aded one more load of .conf to support change of prefix | Miodrag Milanovic | 2019-05-29 | 1 | -0/+4 |
| |/ | |||||
| * | Merge pull request #1049 from YosysHQ/clifford/fix1047 | Clifford Wolf | 2019-05-28 | 2 | -4/+15 |
| |\ | | | | | | | Do not use shiftmul peepopt pattern when mul result is truncated | ||||
| | * | Do not use shiftmul peepopt pattern when mul result is truncated, fixes #1047 | Clifford Wolf | 2019-05-28 | 2 | -4/+15 |
| | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
* | | | Typo | Eddie Hung | 2019-06-03 | 1 | -1/+1 |
| | | | |||||
* | | | IS_C_INVERTED | Eddie Hung | 2019-06-03 | 1 | -4/+4 |
| | | | |||||
* | | | Fix `ifndef | Eddie Hung | 2019-06-03 | 1 | -1/+1 |
| | | | |||||
* | | | Make SB_LUT4 a whitebox, SB_DFF a blackbox (for now) | Eddie Hung | 2019-06-03 | 4 | -8/+8 |
| | | | |||||
* | | | Assert that box_unique_id is indeed unique | Eddie Hung | 2019-06-03 | 1 | -2/+3 |
| | | | |||||
* | | | Remove dupe | Eddie Hung | 2019-06-03 | 1 | -7/+7 |
| | | | |||||
* | | | Skip internal modules when generating box_unique_id | Eddie Hung | 2019-06-03 | 1 | -0/+1 |
| | | | |||||
* | | | When creating new holes cell, inherit parameters too | Eddie Hung | 2019-06-03 | 1 | -1/+3 |
| | | | |||||
* | | | Ooopsie | Eddie Hung | 2019-06-03 | 1 | -1/+1 |
| | | | |||||
* | | | Consistent with xilinx | Eddie Hung | 2019-06-03 | 3 | -4/+4 |
| | | | |||||
* | | | Add flops as blackboxes | Eddie Hung | 2019-05-31 | 2 | -0/+27 |
| | | | |||||
* | | | Add FD*E_1 -> FD*E techmap rules | Eddie Hung | 2019-05-31 | 1 | -5/+31 |
| | | | |||||
* | | | Techmap flops before ABC again | Eddie Hung | 2019-05-31 | 1 | -4/+4 |
| | | | |||||
* | | | parse_xaiger to cope with flops | Eddie Hung | 2019-05-31 | 2 | -83/+123 |
| | | | |||||
* | | | ABC9 to understand flops | Eddie Hung | 2019-05-31 | 1 | -46/+27 |
| | | | |||||
* | | | Merge branch 'xaig' into xc7mux | Eddie Hung | 2019-05-31 | 5 | -15/+99 |
|\ \ \ | |||||
| * | | | Fix abc9 with (* keep *) wires | Eddie Hung | 2019-04-23 | 2 | -6/+52 |
| | | | | |||||
| * | | | Move clean from aigerparse to abc9 | Eddie Hung | 2019-04-23 | 2 | -2/+1 |
| | | | | |||||
| * | | | Use nonblocking | Eddie Hung | 2019-04-23 | 1 | -1/+1 |
| | | | | |||||
| * | | | Merge branch 'xaig' of github.com:YosysHQ/yosys into xaig | Eddie Hung | 2019-04-22 | 8 | -41/+382 |
| |\ \ \ | |||||
| | * \ \ | Merge remote-tracking branch 'origin/master' into xaig | Eddie Hung | 2019-04-22 | 8 | -41/+382 |
| | |\ \ \ | |||||
| * | | | | | Tidy up | Eddie Hung | 2019-04-22 | 2 | -7/+1 |
| | | | | | | |||||
| * | | | | | Revert "Temporarily remove 'r' extension" | Eddie Hung | 2019-04-22 | 2 | -7/+95 |
| |/ / / / | | | | | | | | | | | | | | | | This reverts commit eaf3c247729365cec776e147f380ce59f7dccd4d. | ||||
* | | | | | Throw out unused code inherited from abc | Eddie Hung | 2019-05-31 | 1 | -212/+3 |
| | | | | | |||||
* | | | | | Fix issue where keep signal became PI, but also box was adding CI driver | Eddie Hung | 2019-05-30 | 1 | -5/+19 |
| | | | | | |||||
* | | | | | read_xaiger() to name box signals | Eddie Hung | 2019-05-30 | 1 | -4/+8 |
| | | | | | |||||
* | | | | | Fix spelling | Eddie Hung | 2019-05-30 | 1 | -1/+1 |
| | | | | | |||||
* | | | | | Remove whitebox attribute from DRAMs for now | Eddie Hung | 2019-05-30 | 1 | -2/+2 |
| | | | | | |||||
* | | | | | Do not re-sort box_module ports | Eddie Hung | 2019-05-30 | 1 | -4/+6 |
| | | | | | |||||
* | | | | | Remove whitespace | Eddie Hung | 2019-05-30 | 1 | -1/+0 |
| | | | | | |||||
* | | | | | Revert "Re-enable &dc2" | Eddie Hung | 2019-05-30 | 1 | -1/+1 |
| | | | | | | | | | | | | | | | | | | | | This reverts commit 8c58c728a79954603289abf3520139da0a9bbb26. | ||||
* | | | | | Do not double count LUT1s | Eddie Hung | 2019-05-30 | 1 | -1/+0 |
| | | | | |