| Commit message (Expand) | Author | Age | Files | Lines | ||
|---|---|---|---|---|---|---|
| ... | ||||||
| | * | | | | | | Merge pull request #1146 from gsomlo/gls-test-abc-ext | Clifford Wolf | 2019-07-09 | 4 | -8/+29 | |
| | * | | | | | | Checkout yosys-0.9-rc branch of yosys-tests | Eddie Hung | 2019-07-02 | 1 | -1/+1 | |
| | * | | | | | | Add missing CHANGELOG entries | Eddie Hung | 2019-06-28 | 1 | -0/+3 | |
| * | | | | | | | Merge pull request #1112 from acw1251/pyosys_sigsig_issue | Clifford Wolf | 2019-08-25 | 1 | -16/+10 | |
| |\ \ \ \ \ \ \ | ||||||
| | * | | | | | | | Fixed pyosys commands returning RTLIL::SigSig | acw1251 | 2019-06-19 | 1 | -16/+10 | |
| * | | | | | | | | Merge pull request #1327 from YosysHQ/clifford/pmgen | Clifford Wolf | 2019-08-24 | 5 | -32/+280 | |
| |\ \ \ \ \ \ \ \ | ||||||
| | * | | | | | | | | indo -> into | Eddie Hung | 2019-08-23 | 1 | -1/+1 | |
| | * | | | | | | | | Fix port hanlding in pmgen | Clifford Wolf | 2019-08-23 | 1 | -4/+3 | |
| | * | | | | | | | | Add pmgen slices and choices | Clifford Wolf | 2019-08-23 | 5 | -28/+277 | |
| * | | | | | | | | | Add undocumented feature | Eddie Hung | 2019-08-23 | 1 | -0/+8 | |
| | |_|_|_|_|_|_|/ |/| | | | | | | | ||||||
| * | | | | | | | | Forgot one | Eddie Hung | 2019-08-23 | 1 | -1/+2 | |
| | |_|_|_|_|_|/ |/| | | | | | | ||||||
| * | | | | | | | Put abc_* attributes above port | Eddie Hung | 2019-08-23 | 3 | -14/+28 | |
| | |_|_|_|_|/ |/| | | | | | ||||||
| * | | | | | | Merge pull request #1326 from mmicko/doc-update | Eddie Hung | 2019-08-23 | 1 | -2/+5 | |
| |\ \ \ \ \ \ | |/ / / / / |/| | | | | | ||||||
| | * | | | | | Make macOS depenency clear | Miodrag Milanovic | 2019-08-23 | 1 | -2/+5 | |
| |/ / / / / | ||||||
| * | | | | | Do not propagate mem2reg attribute through to result | Eddie Hung | 2019-08-22 | 2 | -1/+3 | |
| * | | | | | Spelling | Eddie Hung | 2019-08-22 | 1 | -2/+2 | |
| * | | | | | Merge pull request #1322 from mmicko/pyosys_osx | Eddie Hung | 2019-08-22 | 1 | -0/+2 | |
| |\ \ \ \ \ | ||||||
| | * | | | | | do not require boost if pyosys is not used | Miodrag Milanovic | 2019-08-22 | 1 | -0/+2 | |
| |/ / / / / | ||||||
| * | | | | | Merge pull request #1319 from TeaEngineering/shuckc/brew-tcl-tk | Eddie Hung | 2019-08-22 | 1 | -0/+1 | |
| |\ \ \ \ \ | ||||||
| | * | | | | | require tcl-tk in Brewfile | Chris Shucksmith | 2019-08-22 | 1 | -0/+1 | |
| * | | | | | | Merge pull request #1317 from YosysHQ/eddie/opt_expr_shiftx | Eddie Hung | 2019-08-22 | 2 | -4/+96 | |
| |\ \ \ \ \ \ | ||||||
| | * | | | | | | Copy-paste typo | Eddie Hung | 2019-08-22 | 1 | -1/+1 | |
| | * | | | | | | Respect opt_expr -keepdc as per @cliffordwolf | Eddie Hung | 2019-08-22 | 2 | -1/+15 | |
| | * | | | | | | Handle $shift and Y_WIDTH > 1 as per @cliffordwolf | Eddie Hung | 2019-08-22 | 2 | -5/+51 | |
| | * | | | | | | Add cover() | Eddie Hung | 2019-08-22 | 1 | -0/+1 | |
| | * | | | | | | Canonical form | Eddie Hung | 2019-08-22 | 1 | -5/+5 | |
| | * | | | | | | Add test | Eddie Hung | 2019-08-21 | 1 | -0/+14 | |
| | * | | | | | | opt_expr to trim A port of $shiftx if Y_WIDTH == 1 | Eddie Hung | 2019-08-21 | 1 | -0/+17 | |
| * | | | | | | | Bump year in copyright notice | Clifford Wolf | 2019-08-22 | 3 | -3/+3 | |
| * | | | | | | | Fix missing newline at end of file | Clifford Wolf | 2019-08-22 | 1 | -1/+1 | |
| * | | | | | | | Merge pull request #1289 from mmicko/anlogic_fixes | Clifford Wolf | 2019-08-22 | 5 | -91/+162 | |
| |\ \ \ \ \ \ \ | ||||||
| | * \ \ \ \ \ \ | Merge remote-tracking branch 'upstream/master' into anlogic_fixes | Miodrag Milanovic | 2019-08-18 | 109 | -3621/+4745 | |
| | |\ \ \ \ \ \ \ | ||||||
| | * | | | | | | | | Proper arith for Anlogic and use standard pass | Miodrag Milanovic | 2019-08-12 | 5 | -91/+162 | |
| | | |_|_|_|_|/ / | |/| | | | | | | ||||||
| * | | | | | | | | Fix missing newline at end of file | Clifford Wolf | 2019-08-22 | 1 | -1/+1 | |
| * | | | | | | | | Merge pull request #1281 from mmicko/efinix | Clifford Wolf | 2019-08-22 | 9 | -0/+798 | |
| |\ \ \ \ \ \ \ \ | |_|_|_|/ / / / |/| | | | | | | | ||||||
| | * | | | | | | | Fix formating | Miodrag Milanovic | 2019-08-11 | 1 | -2/+2 | |
| | * | | | | | | | one bit enable signal | Miodrag Milanovic | 2019-08-11 | 1 | -1/+1 | |
| | * | | | | | | | fix mixing signals on FF mapping | Miodrag Milanovic | 2019-08-11 | 1 | -4/+4 | |
| | * | | | | | | | Replaced custom step with setundef | Miodrag Milanovic | 2019-08-11 | 3 | -91/+1 | |
| | * | | | | | | | Fixed data width | Miodrag Milanovic | 2019-08-11 | 1 | -2/+2 | |
| | * | | | | | | | Adding new pass to fix carry chain | Miodrag Milanovic | 2019-08-11 | 3 | -0/+124 | |
| | * | | | | | | | cleanup | Miodrag Milanovic | 2019-08-11 | 1 | -4/+7 | |
| | * | | | | | | | Fix CO | Miodrag Milanovic | 2019-08-09 | 1 | -26/+24 | |
| | * | | | | | | | Merge remote-tracking branch 'upstream/master' into efinix | Miodrag Milanovic | 2019-08-09 | 58 | -598/+1321 | |
| | |\ \ \ \ \ \ \ | ||||||
| | * | | | | | | | | clock for ram trough gbuf | Miodrag Milanovic | 2019-08-04 | 1 | -0/+6 | |
| | * | | | | | | | | Added bram support | Miodrag Milanovic | 2019-08-04 | 6 | -1/+260 | |
| | * | | | | | | | | Custom step to add global clock buffers | Miodrag Milanovic | 2019-08-03 | 4 | -1/+129 | |
| | * | | | | | | | | Initial EFINIX support | Miodrag Milanovic | 2019-08-03 | 5 | -0/+370 | |
| * | | | | | | | | | Merge pull request #1316 from YosysHQ/eddie/fix_mem2reg | Clifford Wolf | 2019-08-22 | 2 | -0/+17 | |
| |\ \ \ \ \ \ \ \ \ | ||||||
| | * | | | | | | | | | mem2reg to preserve user attributes and src | Eddie Hung | 2019-08-21 | 2 | -0/+17 | |
| | | |_|_|_|/ / / / | |/| | | | | | | | ||||||
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |