aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2019-06-28 11:16:15 -0700
committerEddie Hung <eddie@fpgeh.com>2019-06-28 11:16:53 -0700
commitfdf0e82472d978ddbe0a287bdda8b5341b814d3e (patch)
tree2150138856617ee27d077dd55147be7c7ba83002
parentc4c39e98146b6837c35c425ef7987b2be45c0451 (diff)
downloadyosys-fdf0e82472d978ddbe0a287bdda8b5341b814d3e.tar.gz
yosys-fdf0e82472d978ddbe0a287bdda8b5341b814d3e.tar.bz2
yosys-fdf0e82472d978ddbe0a287bdda8b5341b814d3e.zip
Add missing CHANGELOG entries
-rw-r--r--CHANGELOG3
1 files changed, 3 insertions, 0 deletions
diff --git a/CHANGELOG b/CHANGELOG
index 4d0c31e28..03ab2a7cc 100644
--- a/CHANGELOG
+++ b/CHANGELOG
@@ -23,6 +23,9 @@ Yosys 0.8 .. Yosys 0.8-dev
- Added "muxcover -nopartial"
- Added "muxpack" pass
- Added "pmux2shiftx -norange"
+ - Added "synth_xilinx -nocarry"
+ - Added "synth_xilinx -nowidelut"
+ - Added "synth_ecp5 -nowidelut"
- "synth_xilinx" to now infer hard shift registers (-nosrl to disable)
- Fixed sign extension of unsized constants with 'bx and 'bz MSB