aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
...
* | | | | | | | | | | | | | | Update doc for synth_xilinxEddie Hung2019-04-101-7/+8
* | | | | | | | | | | | | | | Merge branch 'xaig' into xc7muxEddie Hung2019-04-101-24/+21
|\| | | | | | | | | | | | | |
| * | | | | | | | | | | | | | parse_aiger() to rename all $lut cells after "clean"Eddie Hung2019-04-101-24/+21
* | | | | | | | | | | | | | | ff_map.v after abcEddie Hung2019-04-101-5/+5
* | | | | | | | | | | | | | | Tidy upEddie Hung2019-04-101-1/+1
* | | | | | | | | | | | | | | Move map_cells to before map_lutsEddie Hung2019-04-101-11/+12
* | | | | | | | | | | | | | | WIP for $shiftx to wide muxEddie Hung2019-04-101-1/+63
* | | | | | | | | | | | | | | Update LUT delaysEddie Hung2019-04-101-11/+8
* | | | | | | | | | | | | | | Add cells.lut to techlibs/xilinx/Eddie Hung2019-04-092-0/+16
* | | | | | | | | | | | | | | synth_xilinx to call abc with -lut +/xilinx/cells.lutEddie Hung2019-04-091-2/+2
* | | | | | | | | | | | | | | Add delays to cells.boxEddie Hung2019-04-091-4/+12
* | | | | | | | | | | | | | | Add "-lut <file>" support to abc9Eddie Hung2019-04-091-13/+31
* | | | | | | | | | | | | | | synth_xilinx with abc9 to use -boxEddie Hung2019-04-091-1/+4
* | | | | | | | | | | | | | | Add techlibs/xilinx/cells.boxEddie Hung2019-04-092-0/+6
* | | | | | | | | | | | | | | Add "-box" option to abc9Eddie Hung2019-04-091-7/+22
* | | | | | | | | | | | | | | Add 'setundef -zero' call prior to aigmap in abc9Eddie Hung2019-04-091-0/+4
* | | | | | | | | | | | | | | Comment outEddie Hung2019-04-091-1/+1
* | | | | | | | | | | | | | | Add support for synth_xilinx -abc9 and ignore abc9 -dress optEddie Hung2019-04-092-1/+14
|/ / / / / / / / / / / / / /
* | | | | | | | | | | | | | More space fixingEddie Hung2019-04-081-2/+2
* | | | | | | | | | | | | | Fix spacingEddie Hung2019-04-081-29/+29
* | | | | | | | | | | | | | Merge branch 'master' into xaigEddie Hung2019-04-08115-710/+5842
|\| | | | | | | | | | | | |
| * | | | | | | | | | | | | Merge pull request #919 from YosysHQ/multiport_transpClifford Wolf2019-04-081-1/+2
| |\ \ \ \ \ \ \ \ \ \ \ \ \ | | |_|_|_|_|_|_|_|/ / / / / | |/| | | | | | | | | | | |
| | * | | | | | | | | | | | memory_bram: Fix multiport make_transpDavid Shah2019-04-071-1/+2
| |/ / / / / / / / / / / /
| * | | | | | | | | | | | Add "read_ilang -lib"Clifford Wolf2019-04-055-3/+39
| * | | | | | | | | | | | Added missing argument checking to "mutate" commandClifford Wolf2019-04-041-0/+32
| | |_|_|_|_|_|/ / / / / | |/| | | | | | | | | |
| * | | | | | | | | | | Merge pull request #913 from smunaut/fix_proc_muxEddie Hung2019-04-031-1/+1
| |\ \ \ \ \ \ \ \ \ \ \ | | |_|_|_|_|_|/ / / / / | |/| | | | | | | | | |
| | * | | | | | | | | | proc_mux: Fix crash when trying to optimize non-existant mux to shiftxSylvain Munaut2019-04-031-1/+1
| |/ / / / / / / / / /
| * | | | | | | | | | Merge pull request #912 from YosysHQ/bram_addr_enClifford Wolf2019-04-031-0/+2
| |\ \ \ \ \ \ \ \ \ \
| | * | | | | | | | | | memory_bram: Consider read enable for address expansion registerDavid Shah2019-04-021-0/+2
| | | |_|_|_|_|_|/ / / | | |/| | | | | | | |
| * | | | | | | | | | Merge pull request #910 from ucb-bar/memupdatesClifford Wolf2019-04-031-30/+173
| |\ \ \ \ \ \ \ \ \ \ | | |/ / / / / / / / / | |/| | | | | | | | |
| | * | | | | | | | | Refine memory support to deal with general Verilog memory definitions.Jim Lawson2019-04-011-30/+173
| | | |_|_|_|_|/ / / | | |/| | | | | | |
| * | | | | | | | | Merge pull request #895 from YosysHQ/pmux2shiftxEddie Hung2019-04-021-0/+28
| |\ \ \ \ \ \ \ \ \ | | |/ / / / / / / / | |/| | | | | | | |
| | * | | | | | | | Create one $shiftx per bit in widthEddie Hung2019-03-251-10/+17
| | * | | | | | | | Add a pmux-to-shiftx optimisation to proc_muxEddie Hung2019-03-231-0/+21
| * | | | | | | | | Merge pull request #907 from YosysHQ/clifford/fix906Clifford Wolf2019-03-301-0/+2
| |\ \ \ \ \ \ \ \ \ | | |_|_|_|_|_|_|_|/ | |/| | | | | | | |
| | * | | | | | | | Build Verilog parser with -DYYMAXDEPTH=100000, fixes #906Clifford Wolf2019-03-291-0/+2
| |/ / / / / / / /
| * | | | | | | | Merge pull request #901 from trcwm/libertyfixesClifford Wolf2019-03-284-9/+151
| |\ \ \ \ \ \ \ \
| | * | | | | | | | Liberty file parser now accepts superfluous ;Niels Moseley2019-03-271-1/+1
| | * | | | | | | | Liberty file parser now accepts superfluous ;Niels Moseley2019-03-271-1/+1
| | * | | | | | | | Liberty file parser now accepts superfluous ;Niels Moseley2019-03-274-9/+151
| * | | | | | | | | Merge pull request #903 from YosysHQ/bram_reset_transpClifford Wolf2019-03-281-0/+1
| |\ \ \ \ \ \ \ \ \ | | |/ / / / / / / / | |/| | | | | | | |
| | * | | | | | | | memory_bram: Reset make_transp when growing read portsDavid Shah2019-03-271-0/+1
| * | | | | | | | | Add "read -verific" and "read -noverific"Clifford Wolf2019-03-271-6/+28
| * | | | | | | | | Add "rename -output"Clifford Wolf2019-03-271-3/+23
| * | | | | | | | | Improve "rename" help messageClifford Wolf2019-03-271-0/+6
| * | | | | | | | | Add "cutpoint -undef"Clifford Wolf2019-03-261-10/+14
| * | | | | | | | | Add "hdlname" attributeClifford Wolf2019-03-262-0/+5
| * | | | | | | | | Fix "verific -extnets" for more complex situationsClifford Wolf2019-03-262-15/+93
| | |_|_|_|_|_|/ / | |/| | | | | | |
| * | | | | | | | Add "cutpoint" passClifford Wolf2019-03-252-0/+165
| |/ / / / / / /
| * | | | | | | Merge pull request #896 from YosysHQ/transp_fixesClifford Wolf2019-03-251-9/+16
| |\ \ \ \ \ \ \