aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
...
| * | | Leave breadcrumb behindEddie Hung2019-06-141-0/+2
| * | | Remove redundant conditionEddie Hung2019-06-141-1/+1
| * | | Revert "Cleanup/optimise toposort in write_xaiger"Eddie Hung2019-06-141-44/+40
* | | | Revert "Cleanup/optimise toposort in write_xaiger"Eddie Hung2019-06-141-44/+40
* | | | Merge remote-tracking branch 'origin/xaig' into xc7muxEddie Hung2019-06-142-11/+16
|\| | |
| * | | Update commentEddie Hung2019-06-141-1/+2
| * | | Check that whiteboxes are synthesisableEddie Hung2019-06-141-4/+8
| * | | Get rid of compiler warningsEddie Hung2019-06-142-7/+7
* | | | Update CHANGELOGEddie Hung2019-06-141-2/+3
* | | | Revert "Remove wide mux inference"Eddie Hung2019-06-145-3/+195
* | | | Merge branch 'xaig' into xc7muxEddie Hung2019-06-1437-1745/+867
|\| | |
| * | | As per @daveshah1 remove async DFF timing from xilinxEddie Hung2019-06-141-2/+2
| * | | Cover __APPLE__ too for little to big endianEddie Hung2019-06-142-8/+16
| * | | Update abc9 -D docEddie Hung2019-06-141-1/+2
| * | | Enable "abc9 -D <num>" for timing-driven synthesisEddie Hung2019-06-141-9/+9
| * | | Further cleanup based on @daveshah1Eddie Hung2019-06-144-47/+47
| * | | Resolve comments from @daveshah1Eddie Hung2019-06-143-17/+11
| * | | Add XC7_WIRE_DELAY macro to synth_xilinx.ccEddie Hung2019-06-141-1/+3
| * | | Update delays based on SymbiFlow/prjxray-dbEddie Hung2019-06-141-12/+13
| * | | Rename +/xilinx/abc.{box,lut} -> abc_xc7.{box,lut}Eddie Hung2019-06-144-3/+3
| * | | Comment out dist RAM boxing on ECP5 for nowEddie Hung2019-06-141-1/+1
| * | | Remove WIP ABC9 flop supportEddie Hung2019-06-145-79/+79
| * | | Merge remote-tracking branch 'origin/master' into xaigEddie Hung2019-06-142-0/+46
| |\| |
| | * | Merge pull request #829 from abdelrahmanhosny/masterSerge Bazanski2019-06-132-0/+46
| | |\ \ | | | |/ | | |/|
| | | * address review commentsAbdelrahman2019-03-011-23/+9
| | | * add dockerignore fileAbdelrahman2019-02-261-0/+13
| | | * dockerize yosysAbdelrahman2019-02-261-0/+47
| * | | Make doc consistentEddie Hung2019-06-143-3/+6
| * | | CleanupEddie Hung2019-06-141-1/+0
| * | | Merge branch 'xaig' of github.com:YosysHQ/yosys into xaigEddie Hung2019-06-148-72/+194
| |\ \ \
| | * \ \ Merge pull request #1097 from YosysHQ/dave/xaig_ecp5Eddie Hung2019-06-148-72/+194
| | |\ \ \
| | | * | | ecp5: Add abc9 optionDavid Shah2019-06-148-72/+194
| | |/ / /
| * | | | CleanupEddie Hung2019-06-141-7/+3
| * | | | Cleanup/optimise toposort in write_xaigerEddie Hung2019-06-141-54/+47
| * | | | Remove extra semicolonEddie Hung2019-06-141-1/+1
| * | | | Add TODO to parse_xaigerEddie Hung2019-06-141-0/+1
| |/ / /
| * | | Optimise some moreEddie Hung2019-06-131-58/+53
| * | | Move ConstEvalAig to aigerparse.ccEddie Hung2019-06-132-160/+161
| * | | Fix name clashEddie Hung2019-06-131-4/+8
| * | | More slimmingEddie Hung2019-06-131-35/+35
| * | | Add ConstEvalAig specialised for AIGsEddie Hung2019-06-132-3/+159
| * | | Update CHANGELOG with "synth -abc9"Eddie Hung2019-06-131-0/+1
| * | | Fix LP SB_LUT4 timingEddie Hung2019-06-131-1/+1
| * | | More accurate CHANGELOGEddie Hung2019-06-131-1/+3
| * | | Update CHANGELOGEddie Hung2019-06-121-0/+1
| * | | Rip out all non FPGA stuff from abc9Eddie Hung2019-06-121-343/+111
| * | | Fix spellingEddie Hung2019-06-121-1/+1
| * | | Revert "For 'stat' do not count modules with abc_box_id"Eddie Hung2019-06-121-3/+0
| * | | Revert "Merge remote-tracking branch 'origin/eddie/muxpack' into xc7mux"Eddie Hung2019-06-122-247/+0
| * | | Move neg-pol to pos-pol mapping from ff_map to cells_map.vEddie Hung2019-06-121-0/+8