| Commit message (Collapse) | Author | Age | Files | Lines | ||
|---|---|---|---|---|---|---|
| ... | ||||||
| * | | | | | | Merge pull request #1266 from YosysHQ/eddie/ice40_full_adder | Eddie Hung | 2019-08-08 | 20 | -180/+180 | |
| |\ \ \ \ \ \ | |/ / / / / |/| | | | | | Wrap SB_LUT+SB_CARRY into $__ICE40_CARRY_WRAPPER | |||||
| | * | | | | | Remove dump call | Eddie Hung | 2019-08-07 | 1 | -1/+0 | |
| | | | | | | | ||||||
| | * | | | | | Move tests/various/opt* into tests/opt/ | Eddie Hung | 2019-08-07 | 5 | -1/+1 | |
| | | | | | | | ||||||
| | * | | | | | Remove ice40_unlut call, simply do equiv_opt on synth_ice40 | Eddie Hung | 2019-08-07 | 1 | -3/+1 | |
| | | | | | | | ||||||
| | * | | | | | Add testcase from removed opt_ff.{v,ys} | Eddie Hung | 2019-08-07 | 1 | -0/+32 | |
| | | | | | | | ||||||
| | * | | | | | Remove tests/opt/opt_ff.{v,ys} as they don't seem to do anything but run | Eddie Hung | 2019-08-07 | 2 | -24/+0 | |
| | | | | | | | ||||||
| | * | | | | | Allow whitebox modules to be overwritten | Eddie Hung | 2019-08-07 | 2 | -3/+1 | |
| | | | | | | | ||||||
| | * | | | | | Update CHANGELOG | Eddie Hung | 2019-08-07 | 1 | -0/+2 | |
| | | | | | | | ||||||
| | * | | | | | Add ice40_wrapcarry pass, rename $__ICE40_FULL_ADDER -> CARRY_WRAPPER | Eddie Hung | 2019-08-07 | 6 | -10/+128 | |
| | | | | | | | ||||||
| | * | | | | | Add test | Eddie Hung | 2019-08-07 | 1 | -1/+10 | |
| | | | | | | | ||||||
| | * | | | | | Remove ice40_unlut | Eddie Hung | 2019-08-07 | 2 | -107/+0 | |
| | | | | | | | ||||||
| | * | | | | | Wrap SB_CARRY+SB_LUT into $__ICE40_FULL_ADDER | Eddie Hung | 2019-08-07 | 3 | -39/+14 | |
| |/ / / / / | ||||||
| * | | | | | Merge pull request #1248 from YosysHQ/eddie/abc9_speedup | Eddie Hung | 2019-08-07 | 4 | -40/+48 | |
| |\ \ \ \ \ | |_|/ / / |/| | | | | abc9: speedup by using using "clean" more efficiently | |||||
| | * | | | | Add comment | Eddie Hung | 2019-08-07 | 1 | -2/+3 | |
| | | | | | | ||||||
| | * | | | | Revert "Add TODO" | Eddie Hung | 2019-08-07 | 1 | -2/+0 | |
| | | | | | | | | | | | | | | | | | | | | | This reverts commit 6068a6bf0d91e3ab9a5eaa33894a816f1560f99a. | |||||
| | * | | | | Add TODO | Eddie Hung | 2019-08-07 | 1 | -0/+2 | |
| | | | | | | ||||||
| | * | | | | Compute box_lookup just once | Eddie Hung | 2019-08-07 | 1 | -8/+24 | |
| | | | | | | ||||||
| | * | | | | Run "clean" on mapped_mod in its own design | Eddie Hung | 2019-08-07 | 2 | -24/+10 | |
| | | | | | | ||||||
| | * | | | | Run "clean -purge" on holes_module in its own design | Eddie Hung | 2019-08-07 | 1 | -6/+11 | |
| |/ / / / | ||||||
| * | | | | Merge pull request #1260 from YosysHQ/dave/ecp5_cell_fixes | David Shah | 2019-08-07 | 1 | -101/+244 | |
| |\ \ \ \ | |_|/ / |/| | | | ecp5: Make cells_sim.v consistent with nextpnr | |||||
| | * | | | ecp5: Make cells_sim.v consistent with nextpnr | David Shah | 2019-08-07 | 1 | -101/+244 | |
| | | | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | |||||
| * | | | | Merge pull request #1213 from YosysHQ/eddie/wreduce_add | Clifford Wolf | 2019-08-07 | 5 | -3/+226 | |
| |\ \ \ \ | | | | | | | | | | | wreduce/opt_expr: improve width reduction for $add and $sub cells | |||||
| | * | | | | Add signed opt_expr tests | Eddie Hung | 2019-08-06 | 1 | -0/+50 | |
| | | | | | | ||||||
| | * | | | | Add signed test | Eddie Hung | 2019-08-06 | 1 | -0/+26 | |
| | | | | | | ||||||
| | * | | | | Move LSB-trimming functionality from wreduce to opt_expr | Eddie Hung | 2019-08-06 | 2 | -23/+26 | |
| | | | | | | ||||||
| | * | | | | Add SigSpec::extract_end() convenience function | Eddie Hung | 2019-08-06 | 1 | -0/+1 | |
| | | | | | | ||||||
| | * | | | | Restore original SigSpec::extract() | Eddie Hung | 2019-08-06 | 1 | -1/+1 | |
| | | | | | | ||||||
| | * | | | | Move LSB tests from wreduce to opt_expr | Eddie Hung | 2019-08-06 | 2 | -99/+101 | |
| | | | | | | ||||||
| | * | | | | Merge remote-tracking branch 'origin/master' into eddie/wreduce_add | Eddie Hung | 2019-08-06 | 56 | -172/+763 | |
| | |\ \ \ \ | | | |_|/ | | |/| | | ||||||
| | * | | | | Try and fix again | Eddie Hung | 2019-07-19 | 1 | -5/+4 | |
| | | | | | | ||||||
| | * | | | | Add another test | Eddie Hung | 2019-07-19 | 1 | -1/+24 | |
| | | | | | | ||||||
| | * | | | | Do not access beyond bounds | Eddie Hung | 2019-07-19 | 1 | -1/+1 | |
| | | | | | | ||||||
| | * | | | | Add an SigSpec::at(offset, defval) convenience method | Eddie Hung | 2019-07-19 | 1 | -0/+1 | |
| | | | | | | ||||||
| | * | | | | Wrap A and B in sigmap | Eddie Hung | 2019-07-19 | 1 | -2/+2 | |
| | | | | | | ||||||
| | * | | | | Remove "top" from message | Eddie Hung | 2019-07-19 | 1 | -1/+1 | |
| | | | | | | ||||||
| | * | | | | Also optimise MSB of $sub | Eddie Hung | 2019-07-19 | 1 | -3/+3 | |
| | | | | | | ||||||
| | * | | | | Add one more test with trimming Y_WIDTH of $sub | Eddie Hung | 2019-07-19 | 1 | -11/+14 | |
| | | | | | | ||||||
| | * | | | | Be more explicit | Eddie Hung | 2019-07-19 | 1 | -6/+29 | |
| | | | | | | ||||||
| | * | | | | wreduce for $sub | Eddie Hung | 2019-07-19 | 1 | -0/+23 | |
| | | | | | | ||||||
| | * | | | | Add tests for sub too | Eddie Hung | 2019-07-19 | 1 | -1/+48 | |
| | | | | | | ||||||
| | * | | | | Add test | Eddie Hung | 2019-07-19 | 1 | -0/+22 | |
| | | | | | | ||||||
| | * | | | | SigSpec::extract to take negative lengths | Eddie Hung | 2019-07-19 | 1 | -1/+1 | |
| | | | | | | ||||||
| * | | | | | Merge pull request #1240 from ucb-bar/firrtl-properties+pow+xnor | Clifford Wolf | 2019-08-07 | 2 | -94/+206 | |
| |\ \ \ \ \ | | | | | | | | | | | | | Support explicit FIRRTL properties for better accommodation of FIRRTL/Verilog semantic differences. | |||||
| | * | | | | | Support explicit FIRRTL properties for better accommodation of ↵ | Jim Lawson | 2019-07-31 | 2 | -94/+206 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | FIRRTL/Verilog semantic differences. Use FIRRTL spec vlaues for definition of FIRRTL widths. Added support for '$pos`, `$pow` and `$xnor` cells. Enable tests/simple/operators.v since all operators tested there are now supported. Disable FIRRTL tests of tests/simple/{defvalue.sv,implicit_ports.v,wandwor.v} since they currently generate FIRRTL compilation errors. | |||||
| | * | | | | | Merge remote-tracking branch 'upstream/master' | Jim Lawson | 2019-07-30 | 21 | -32/+164 | |
| | |\ \ \ \ \ | | |_|_|_|/ | |/| | | | | ||||||
| | * | | | | | Merge remote-tracking branch 'upstream/master' | Jim Lawson | 2019-07-24 | 199 | -1214/+9423 | |
| | |\ \ \ \ \ | ||||||
| * | \ \ \ \ \ | Merge pull request #1249 from mmicko/anlogic_fix | Clifford Wolf | 2019-08-07 | 1 | -16/+8 | |
| |\ \ \ \ \ \ \ | | | | | | | | | | | | | | | | | anlogic : Fix alu mapping | |||||
| | * | | | | | | | anlogic : Fix alu mapping | Miodrag Milanovic | 2019-08-03 | 1 | -16/+8 | |
| | | | | | | | | | ||||||
| * | | | | | | | | Merge pull request #1252 from YosysHQ/clifford/fix1231 | Clifford Wolf | 2019-08-07 | 1 | -15/+2 | |
| |\ \ \ \ \ \ \ \ | | | | | | | | | | | | | | | | | | | Fix handling of functions/tasks without top-level begin-end block | |||||
| | * | | | | | | | | Fix handling of functions/tasks without top-level begin-end block, fixes #1231 | Clifford Wolf | 2019-08-06 | 1 | -15/+2 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | |||||
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |