aboutsummaryrefslogtreecommitdiffstats
path: root/tests/arch/ice40/memories.ys
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2020-04-20 15:42:29 -0700
committerEddie Hung <eddie@fpgeh.com>2020-04-20 15:42:29 -0700
commit38ee59184ca50b37b4adacb957f553391b7769d4 (patch)
treeef52338f998c063b3489b7963637459bb428dfef /tests/arch/ice40/memories.ys
parentc506da3819613fcfa5c0cfe73865ca0bacadb52c (diff)
downloadyosys-38ee59184ca50b37b4adacb957f553391b7769d4.tar.gz
yosys-38ee59184ca50b37b4adacb957f553391b7769d4.tar.bz2
yosys-38ee59184ca50b37b4adacb957f553391b7769d4.zip
tests: remove write_ilang
Diffstat (limited to 'tests/arch/ice40/memories.ys')
-rw-r--r--tests/arch/ice40/memories.ys1
1 files changed, 0 insertions, 1 deletions
diff --git a/tests/arch/ice40/memories.ys b/tests/arch/ice40/memories.ys
index 571edec1d..c32f12315 100644
--- a/tests/arch/ice40/memories.ys
+++ b/tests/arch/ice40/memories.ys
@@ -112,7 +112,6 @@ select -assert-count 1 t:SB_RAM40_4K
design -reset; read_verilog ../common/blockrom.v
chparam -set ADDRESS_WIDTH 2 -set DATA_WIDTH 8 sync_rom
-write_ilang
synth_ice40 -top sync_rom; cd sync_rom
select -assert-count 0 t:SB_RAM40_4K # too inefficient
select -assert-min 1 t:SB_LUT4