diff options
| author | Eddie Hung <eddie@fpgeh.com> | 2019-07-09 10:22:49 -0700 |
|---|---|---|
| committer | Eddie Hung <eddie@fpgeh.com> | 2019-07-09 10:22:49 -0700 |
| commit | c91cb735620537c9f573be52cefe6267d0a9cfd8 (patch) | |
| tree | 82ffd4f014504e4b003c14fba8594f748f2beafe /techlibs/intel/synth_intel.cc | |
| parent | c68b9092100280dbc059526a88f9d8e2902ff6a3 (diff) | |
| parent | e95ce1f7af269447943cf1798c03b02a0c5aa1a2 (diff) | |
| download | yosys-c91cb735620537c9f573be52cefe6267d0a9cfd8.tar.gz yosys-c91cb735620537c9f573be52cefe6267d0a9cfd8.tar.bz2 yosys-c91cb735620537c9f573be52cefe6267d0a9cfd8.zip | |
Merge remote-tracking branch 'origin/master' into xc7mux
Diffstat (limited to 'techlibs/intel/synth_intel.cc')
| -rw-r--r-- | techlibs/intel/synth_intel.cc | 3 |
1 files changed, 3 insertions, 0 deletions
diff --git a/techlibs/intel/synth_intel.cc b/techlibs/intel/synth_intel.cc index 639cba2c2..09c9ba3af 100644 --- a/techlibs/intel/synth_intel.cc +++ b/techlibs/intel/synth_intel.cc @@ -48,6 +48,8 @@ struct SynthIntelPass : public ScriptPass { log(" -vqm <file>\n"); log(" write the design to the specified Verilog Quartus Mapping File. Writing of an\n"); log(" output file is omitted if this parameter is not specified.\n"); + log(" Note that this backend has not been tested and is likely incompatible\n"); + log(" with recent versions of Quartus.\n"); log("\n"); log(" -vpr <file>\n"); log(" write BLIF files for VPR flow experiments. The synthesized BLIF output file is not\n"); @@ -108,6 +110,7 @@ struct SynthIntelPass : public ScriptPass { } if (args[argidx] == "-vqm" && argidx + 1 < args.size()) { vout_file = args[++argidx]; + log_warning("The Quartus backend has not been tested recently and is likely incompatible with modern versions of Quartus.\n"); continue; } if (args[argidx] == "-vpr" && argidx + 1 < args.size()) { |