aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/intel/synth_intel.cc
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2020-02-14 13:43:34 -0800
committerEddie Hung <eddie@fpgeh.com>2020-02-27 10:17:29 -0800
commit5ff60d2057992bdc9f0ff04eee78d7bf6be0ee44 (patch)
tree0f5a602a3c667738b393453b21fd43fa4a0dad76 /techlibs/intel/synth_intel.cc
parent683c5ce9409b578df518df829b76777ab69cf87b (diff)
downloadyosys-5ff60d2057992bdc9f0ff04eee78d7bf6be0ee44.tar.gz
yosys-5ff60d2057992bdc9f0ff04eee78d7bf6be0ee44.tar.bz2
yosys-5ff60d2057992bdc9f0ff04eee78d7bf6be0ee44.zip
write_xaiger: add comment about arrival times of flop outputs
Diffstat (limited to 'techlibs/intel/synth_intel.cc')
0 files changed, 0 insertions, 0 deletions
n117'>117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157