diff options
| author | Clifford Wolf <clifford@clifford.at> | 2014-07-16 14:15:33 +0200 |
|---|---|---|
| committer | Clifford Wolf <clifford@clifford.at> | 2014-07-16 14:15:33 +0200 |
| commit | 02346cd1d5c8d88d067693b66e35893578de0991 (patch) | |
| tree | 58c9ca907142980dd5db8cf8fdc9fc81dff0aac2 /manual/CHAPTER_CellLib.tex | |
| parent | 964a67ac4194bb85fb3cb7a90a62dc1e4a685ea4 (diff) | |
| parent | 73a345294a0c4639b6339ee20e5ca942c963f2f4 (diff) | |
| download | yosys-02346cd1d5c8d88d067693b66e35893578de0991.tar.gz yosys-02346cd1d5c8d88d067693b66e35893578de0991.tar.bz2 yosys-02346cd1d5c8d88d067693b66e35893578de0991.zip | |
Merged new $mem/$memwr WR_EN interface
Diffstat (limited to 'manual/CHAPTER_CellLib.tex')
| -rw-r--r-- | manual/CHAPTER_CellLib.tex | 7 |
1 files changed, 4 insertions, 3 deletions
diff --git a/manual/CHAPTER_CellLib.tex b/manual/CHAPTER_CellLib.tex index e7895521a..f09c49298 100644 --- a/manual/CHAPTER_CellLib.tex +++ b/manual/CHAPTER_CellLib.tex @@ -256,8 +256,9 @@ If this parameter is set to {\tt 1'b1}, a read and write to the same address in return the new value. Otherwise the old value is returned. \end{itemize} -The {\tt \$memwr} cells have a clock input \B{CLK}, an enable input \B{EN}, an address input \B{ADDR} -and a data input \B{DATA}. They also have the following parameters: +The {\tt \$memwr} cells have a clock input \B{CLK}, an enable input \B{EN} (one +enable bit for each data bit), an address input \B{ADDR} and a data input +\B{DATA}. They also have the following parameters: \begin{itemize} \item \B{MEMID} \\ @@ -341,7 +342,7 @@ This input is \B{RD\_PORTS}*\B{WIDTH} bits wide, containing all data signals for This input is \B{WR\_PORTS} bits wide, containing all clock signals for the write ports. \item \B{WR\_EN} \\ -This input is \B{WR\_PORTS} bits wide, containing all enable signals for the write ports. +This input is \B{WR\_PORTS}*\B{WIDTH} bits wide, containing all enable signals for the write ports. \item \B{WR\_ADDR} \\ This input is \B{WR\_PORTS}*\B{ABITS} bits wide, containing all address signals for the write ports. |