diff options
author | Claire Xen <claire@clairexen.net> | 2021-03-01 18:00:48 +0100 |
---|---|---|
committer | GitHub <noreply@github.com> | 2021-03-01 18:00:48 +0100 |
commit | 004b780b8abf4e8fdf88831cd3e77767d660f108 (patch) | |
tree | db7675b5444b069eed1aebbcc4b41ba743f2c894 /frontends | |
parent | 527c681a2b2c567e73be242cacdf163c3bf7a2ac (diff) | |
parent | 3a8eecebbad01f2a73ddf4efd0949b9ba5684506 (diff) | |
download | yosys-004b780b8abf4e8fdf88831cd3e77767d660f108.tar.gz yosys-004b780b8abf4e8fdf88831cd3e77767d660f108.tar.bz2 yosys-004b780b8abf4e8fdf88831cd3e77767d660f108.zip |
Merge pull request #2523 from tomverbeure/define_synthesis
Add -nosynthesis flag for read_verilog command
Diffstat (limited to 'frontends')
-rw-r--r-- | frontends/verilog/verilog_frontend.cc | 15 |
1 files changed, 12 insertions, 3 deletions
diff --git a/frontends/verilog/verilog_frontend.cc b/frontends/verilog/verilog_frontend.cc index 5319a45ad..e2aecd99b 100644 --- a/frontends/verilog/verilog_frontend.cc +++ b/frontends/verilog/verilog_frontend.cc @@ -84,6 +84,9 @@ struct VerilogFrontend : public Frontend { log(" enable support for SystemVerilog assertions and some Yosys extensions\n"); log(" replace the implicit -D SYNTHESIS with -D FORMAL\n"); log("\n"); + log(" -nosynthesis\n"); + log(" don't add implicit -D SYNTHESIS\n"); + log("\n"); log(" -noassert\n"); log(" ignore assert() statements\n"); log("\n"); @@ -225,8 +228,8 @@ struct VerilogFrontend : public Frontend { log("the syntax of the code, rather than to rely on read_verilog for that.\n"); log("\n"); log("Depending on if read_verilog is run in -formal mode, either the macro\n"); - log("SYNTHESIS or FORMAL is defined automatically. In addition, read_verilog\n"); - log("always defines the macro YOSYS.\n"); + log("SYNTHESIS or FORMAL is defined automatically, unless -nosynthesis is used.\n"); + log("In addition, read_verilog always defines the macro YOSYS.\n"); log("\n"); log("See the Yosys README file for a list of non-standard Verilog features\n"); log("supported by the Yosys Verilog front-end.\n"); @@ -255,6 +258,7 @@ struct VerilogFrontend : public Frontend { bool flag_defer = false; bool flag_noblackbox = false; bool flag_nowb = false; + bool flag_nosynthesis = false; define_map_t defines_map; std::list<std::string> include_dirs; @@ -282,6 +286,10 @@ struct VerilogFrontend : public Frontend { formal_mode = true; continue; } + if (arg == "-nosynthesis") { + flag_nosynthesis = true; + continue; + } if (arg == "-noassert") { noassert_mode = true; continue; @@ -447,7 +455,8 @@ struct VerilogFrontend : public Frontend { break; } - defines_map.add(formal_mode ? "FORMAL" : "SYNTHESIS", "1"); + if (formal_mode || !flag_nosynthesis) + defines_map.add(formal_mode ? "FORMAL" : "SYNTHESIS", "1"); extra_args(f, filename, args, argidx); |