diff options
| author | Eddie Hung <eddie@fpgeh.com> | 2020-05-05 06:49:18 -0700 |
|---|---|---|
| committer | GitHub <noreply@github.com> | 2020-05-05 06:49:18 -0700 |
| commit | 7a62ee57b4953a01637086d409a99b9779a7d6c9 (patch) | |
| tree | 65e5a6c22a393ca75421e135bf02e725f45aa9d8 /frontends/verilog | |
| parent | 99aff5a0f9f322bf4498fe06094de9919ed56681 (diff) | |
| parent | eca9fc01a78c5cc4c1d8120e2ccdf18211bcef37 (diff) | |
| download | yosys-7a62ee57b4953a01637086d409a99b9779a7d6c9.tar.gz yosys-7a62ee57b4953a01637086d409a99b9779a7d6c9.tar.bz2 yosys-7a62ee57b4953a01637086d409a99b9779a7d6c9.zip | |
Merge pull request #2024 from YosysHQ/eddie/primitive_src
verilog: set src attribute for primitives
Diffstat (limited to 'frontends/verilog')
| -rw-r--r-- | frontends/verilog/verilog_parser.y | 4 |
1 files changed, 3 insertions, 1 deletions
diff --git a/frontends/verilog/verilog_parser.y b/frontends/verilog/verilog_parser.y index 8ab0b8cb9..b4e60b98a 100644 --- a/frontends/verilog/verilog_parser.y +++ b/frontends/verilog/verilog_parser.y @@ -1749,7 +1749,9 @@ single_prim: /* no name */ { astbuf2 = astbuf1->clone(); ast_stack.back()->children.push_back(astbuf2); - } '(' cell_port_list ')'; + } '(' cell_port_list ')' { + SET_AST_NODE_LOC(astbuf2, @1, @$); + } cell_parameter_list_opt: '#' '(' cell_parameter_list ')' | /* empty */; |