1 2 3 4 5 6 7 8 9
library ieee; use ieee.std_logic_1164.all; entity c is port ( p : in std_logic_vector(7 downto 0) ); end c;