testsuite/gna/issue1823/entity3.vhdl


1
2
3
4
5
6
7
8
9
10
11

entity entity3 is
end;

architecture behav of entity3 is
	signal Clock : bit;
begin
	inst2: counter2.all
		port map (
			clk => Clock
		);
end architecture behav;