iCE40/ghdl - [no description]

	Commit message (Collapse)	Author	Age	Files	Lines
*	synth-decls: add comments.	Tristan Gingold	2020-01-16	1	-0/+3
\|
*	synth-insts: clear before applying block configuration. Fix #1095	Tristan Gingold	2020-01-15	1	-0/+2
\|
*	netlists: use a mark and sweep cleanup.	Tristan Gingold	2020-01-15	4	-1/+126
\|
*	vhdl: relax rule for choice expression staticness.	Tristan Gingold	2020-01-15	1	-0/+9
\|
*	netlists-memories: allow initialized rams. For #1090	Tristan Gingold	2020-01-13	1	-1/+2
\|
*	synth: improve support for expanded names. For #1090	Tristan Gingold	2020-01-13	1	-1/+3
\|
*	synth: remove wbound field of bound_type.	Tristan Gingold	2020-01-13	7	-36/+14
\|
*	synth-insts: handle slice name as actual to unbounded	Tristan Gingold	2020-01-13	1	-0/+20
\|
*	synth-insts: handle unbounded ports in components.	Tristan Gingold	2020-01-13	1	-39/+49
\|
*	netlists-disp_vhdl: do not display the chain port for mem_rd_sync. For #1087	Tristan Gingold	2020-01-13	1	-45/+53
\|
*	synth: handle static "-" for unsigned. For of #1087	Tristan Gingold	2020-01-13	3	-0/+59
\|
*	synth-static_oper: handle unary not for std_logic. For #1080	Tristan Gingold	2020-01-12	1	-0/+5
\|
*	synth-expr: fix crash with negative values. Fix #1086	Tristan Gingold	2020-01-12	1	-2/+2
\|
*	synth-expr: handle negative value in decompose_mul_add.	Tristan Gingold	2020-01-12	1	-5/+16
\|
*	synth-decls: do subtype conversion for signal default value.	Tristan Gingold	2020-01-12	1	-0/+2
\|
*	netlists: get_net_uns64: handle id_const_sb32.	Tristan Gingold	2020-01-12	1	-0/+11
\|
*	netlists-utils: consider 0 bit net as static.	Tristan Gingold	2020-01-12	1	-0/+6
\|
*	netlists-utils: factorize code (same_net).	Tristan Gingold	2020-01-12	2	-51/+25
\|
*	netlists-disp_vhdl: handle 0 bit truncation.	Tristan Gingold	2020-01-12	1	-0/+2
\|
*	netlists-builders: allow more gates with null bus. For #1080	Tristan Gingold	2020-01-12	1	-2/+0
\|
*	llvm4-nodebug: remove verbose code.	Tristan Gingold	2020-01-12	1	-3/+0
\|
*	msys2-mingw: build llvm with --static-link (tentatively fix ci)	Tristan Gingold	2020-01-12	1	-1/+1
\|
*	netlists-memories: allow intermediate signals to detect sync read.	Tristan Gingold	2020-01-12	3	-2/+18
\| \| \| \|	Fix #1079
*	ortho/llvm4-nodebug: pass --link-static to llvm-config.	Tristan Gingold	2020-01-12	1	-1/+1
\|
*	synth-decls: always initialize variables. Fix #1081	Tristan Gingold	2020-01-12	1	-7/+2
\|
*	netlists-disp_vhdl: handle const_log for disp_memory.	Tristan Gingold	2020-01-12	1	-0/+5
\|
*	llvm4-nodebug: investigate CI failure.	Tristan Gingold	2020-01-12	1	-1/+2
\|
*	synth: fix element order for simple aggregates. For #1080	Tristan Gingold	2020-01-12	1	-1/+1
\|
*	synth: convert constant default value subtype. For #1080	Tristan Gingold	2020-01-12	1	-0/+1
\|
*	llvm4-nodebug: add verbosity to debug CI failures.	Tristan Gingold	2020-01-12	1	-1/+5
\|
*	synth: handle constants in assignments. Fix for #1080	Tristan Gingold	2020-01-12	3	-1/+11
\|
*	synth-expr: handle pos attribute. For #1080	Tristan Gingold	2020-01-12	1	-0/+12
\|
*	synth: use formal instance to evaluate default value. For #1080	Tristan Gingold	2020-01-12	1	-1/+4
\|
*	netlists-disp_vhdl: handle one bit memories. Fix #1083	Tristan Gingold	2020-01-12	1	-2/+6
\|
*	netlists: Handle sdiv and udiv (#1082)	Anton Blanchard	2020-01-11	1	-0/+6
\|
*	synth: add --expect-failure for command --synth	Tristan Gingold	2020-01-11	2	-2/+20
\|
*	synth-cleanup: avoid a crash on undriven output. Fix #1078	Tristan Gingold	2020-01-11	1	-3/+5
\|
*	vhdl: recognize predefined shift operators for ieee.numeric_std. For #1077	Tristan Gingold	2020-01-11	2	-6/+39
\|
*	synth: fix crash on else-generate. Fix #1076	Tristan Gingold	2020-01-11	1	-3/+10
\|
*	synth: emit error message in case of 'else' for synchronous code. Fix #1074	Tristan Gingold	2020-01-10	1	-10/+10
\|
*	synth: handle ieee.math_real.round Fix #1075	Tristan Gingold	2020-01-10	5	-3/+22
\|
*	synth: consider ports size to create unique instances.	Tristan Gingold	2020-01-10	3	-49/+143
\|
*	synth: emit an error in case of static assertion failure. Fix #1068	Tristan Gingold	2020-01-09	1	-1/+1
\|
*	synth-oper: handle xor for bit_vectors.	Tristan Gingold	2020-01-09	1	-3/+4
\|
*	synth: simplify support of inertial associations.	Tristan Gingold	2020-01-09	6	-5/+24
\|
*	synth: improve support of out/inout variable parameters.	Tristan Gingold	2020-01-08	3	-9/+69
\|
*	vhdl/translate: handle implicit record-record conversions.	Tristan Gingold	2020-01-06	1	-12/+1
\|
*	vhdl/translate: minor refactoring.	Tristan Gingold	2020-01-06	2	-42/+43
\|
*	vhdl: fix multiple reference in trans-chap3.	Tristan Gingold	2020-01-06	1	-2/+6
\|
*	vhdl/translate: handle more partially constrained array subtypes. For #1038	Tristan Gingold	2020-01-06	3	-6/+10
\|