aboutsummaryrefslogtreecommitdiffstats
path: root/src/synth
Commit message (Expand)AuthorAgeFilesLines
* synth-vhdl_stmts: handle attribute names in expressionsTristan Gingold2022-09-141-1/+3
* synth: detect overflow in static exponentiationTristan Gingold2022-09-141-3/+16
* synth: add bounds check for float-integer type conversionTristan Gingold2022-09-121-2/+21
* simul: do not consider signal parameters as dynamic valuesTristan Gingold2022-09-122-1/+8
* synth: handle succ,pred,leftof,rightof attributesTristan Gingold2022-09-121-0/+95
* synth: improve handling of top-level interfaces subtypeTristan Gingold2022-09-117-20/+58
* synth: initialize out parameters of proceduresTristan Gingold2022-09-111-2/+9
* synth: fix and add checks for memory management.Tristan Gingold2022-09-1012-110/+328
* simul: add support for protected objectsTristan Gingold2022-09-089-20/+204
* elab-vhdl_objtypes: handle bounded array base type. Fix #2187Tristan Gingold2022-09-081-1/+2
* elab-vhdl_values: factorize codeTristan Gingold2022-09-075-27/+14
* synth-vhdl_stmts: fix handling of copyback parametersTristan Gingold2022-09-073-26/+38
* elab-vhdl_stmts: fix a TODOTristan Gingold2022-09-071-1/+3
* synth: handle open entity aspectTristan Gingold2022-09-071-4/+4
* elab-vhdl_heap: fix handling of simple access typesTristan Gingold2022-09-071-4/+17
* synth: handle generics in blocksTristan Gingold2022-09-062-7/+32
* simul: add an hook to display report/assert messageTristan Gingold2022-09-062-36/+78
* synth-vhdl_eval: handle std_logic_signed and std_logic_unsignedTristan Gingold2022-09-061-55/+111
* synth: add evaluation for ieee.std_logic_arithTristan Gingold2022-09-056-43/+1181
* synth: extract synth-ieee-utils from synth-ieee-numeric_stdTristan Gingold2022-09-022-21/+46
* synth: improve debug subprogramsTristan Gingold2022-09-022-1/+8
* synth: use areapoolsTristan Gingold2022-09-0225-175/+839
* synth: factorize code for tracing statements executionTristan Gingold2022-09-023-13/+16
* synth: handle component aspect configurationTristan Gingold2022-08-251-1/+5
* synth: handle indexes/ranges in configurations for generate blocksTristan Gingold2022-08-251-4/+28
* synth: handle unbounded top-level portsTristan Gingold2022-08-251-9/+18
* synth: handle type left/right attributesTristan Gingold2022-08-253-0/+26
* elab: add default value to portsTristan Gingold2022-08-234-13/+28
* synth-vhdl_static_proc: handle std.env.finishTristan Gingold2022-08-211-1/+2
* synth: factorize code for synth_subtype_conversionTristan Gingold2022-08-219-53/+35
* simul: rework assertions execution and error handlingTristan Gingold2022-08-213-2/+9
* simul-vhdl_simul: add support for PSL directivesTristan Gingold2022-08-202-20/+22
* elab-vhdl_expr: factorize codeTristan Gingold2022-08-1910-998/+50
* simul: handle resolved signals (WIP)Tristan Gingold2022-08-192-6/+35
* elab-vhdl_objtypes: handle holes in comparisons.Tristan Gingold2022-08-161-7/+72
* netlists-memories: add a TODO commentTristan Gingold2022-08-161-0/+8
* synth/netlists: add commentsTristan Gingold2022-08-162-7/+14
* synth-vhdl_expr: optimize record with one element.Tristan Gingold2022-08-161-3/+3
* netlists-memories: renaming and add commentsTristan Gingold2022-08-161-25/+38
* elab-vhdl_values-debug: improve output of debug_valtypTristan Gingold2022-08-141-1/+3
* synth-vhdl_context: fix handling of alias in get_net. Fix #2177Tristan Gingold2022-08-141-4/+3
* vhdl: recognize log10 and sqrt from math_real. Fix #2176Tristan Gingold2022-08-141-0/+14
* synth: handle assignment to record aggregateTristan Gingold2022-08-142-31/+109
* netlists-memories: improve checks to avoid the crash of #2077Tristan Gingold2022-08-141-32/+75
* netlists-memories: fix a crash on multi-dim memories. For #2077Tristan Gingold2022-08-131-3/+6
* synth-vhdl_oper.adb: fix mul uns uns. Fix #2169Tristan Gingold2022-08-101-1/+1
* synth-vhdl_oper: remove check for positive rotation amount. Fix #2159Tristan Gingold2022-08-041-3/+1
* netlists-memories: allow X in memories. Fix #2146Tristan Gingold2022-07-291-2/+4
* netlists-disp_verilog(disp_const_log): fix output. Fix #2149Tristan Gingold2022-07-281-2/+2
* synth-disp_vhdl: fix out conversion. Fix #2145Tristan Gingold2022-07-281-21/+29
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-05 11:47:48 +0000