iCE40/ghdl - [no description]

	Commit message (Collapse)	Author	Age	Files	Lines
*	synth: add value_const_array.	Tristan Gingold	2019-09-05	4	-18/+68
\|
*	synth-disp_vhdl: handle arrays in disp_out_converter.	Tristan Gingold	2019-09-05	1	-1/+19
\|
*	synth: handle const_bit in disp_constant_inline.	Tristan Gingold	2019-09-04	1	-0/+4
\|
*	synth: handle large width in get_net.	Tristan Gingold	2019-09-04	2	-4/+14
\|
*	synth-disp_vhdl: handle records for outputs.	Tristan Gingold	2019-09-04	1	-42/+76
\|
*	synth-disp_vhdl: handle record for input ports.	Tristan Gingold	2019-09-03	7	-41/+108
\|
*	synth: subtype conversion before compare.	Tristan Gingold	2019-09-03	1	-2/+7
\|
*	synth: handle conditional variable assignment.	Tristan Gingold	2019-09-02	1	-0/+34
\|
*	vhdl synth: recognize more operators (add uns log).	Tristan Gingold	2019-09-02	1	-7/+56
\|
*	synth: remove insert gate.	Tristan Gingold	2019-08-31	4	-70/+0
\|
*	synth: improve synth_uresize.	Tristan Gingold	2019-08-31	3	-26/+50
\|
*	synth: elab subprogram interfaces subtype	Tristan Gingold	2019-08-31	1	-2/+13
\|
*	[PATCH] synth-environment: fix thinkos.	Tristan Gingold	2019-08-31	1	-14/+57
\|
*	synth: add physical division (#904)	tgingold	2019-08-30	1	-1/+11
\|\ \| \| \| \| \| \| \| \| \| \|	* synth: added division of physical type * testsuite/synth: added test for the physical division
\| *	synth: added division of physical type	Martin Doerfelt	2019-08-30	1	-1/+11
\| \|
* \|	synth: add support for --synth on llvm, link with -lm.	Tristan Gingold	2019-08-30	1	-0/+4
\| \|
* \|	synth: fix type elaboration of interfaces.	Tristan Gingold	2019-08-30	1	-2/+0
\| \|
* \|	synth: remove unused const gates.	Tristan Gingold	2019-08-30	2	-13/+5
\| \|
* \|	synth: ignore report statement.	Tristan Gingold	2019-08-30	1	-0/+2
\| \|
* \|	vhdl: recognize 1164 condition operator, handle in synth.	Tristan Gingold	2019-08-30	1	-0/+2
\| \|
* \|	synth: handle enumeration subtype in ranges.	Tristan Gingold	2019-08-30	1	-1/+2
\| \|
* \|	synth: fix named association in record aggregate.	Tristan Gingold	2019-08-30	1	-1/+3
\|/
*	synth: add support for record types.	Tristan Gingold	2019-08-29	12	-82/+357
\| \| \| \|	(WIP: need to fix regression of stmt01).
*	synth: Integer operators (#902)	marph91	2019-08-28	1	-0/+16
\| \| \| \| \| \| \| \|	* synth: added missing integer operators I. e. inequality and remainder. * testsuite/synth: added testcase for the missing integer operators
*	synth: support sequential conditional signal assignment.	Tristan Gingold	2019-08-27	1	-0/+2
\| \| \| \|	Fix tgingold/ghdlsynth-beta#40
*	synth: rework partial assignments	Tristan Gingold	2019-08-27	10	-182/+608
\|
*	netlists-disp_vhdl: do not used literals for prefixes.	Tristan Gingold	2019-08-27	1	-12/+53
\|
*	synth: add support for constant exponentiation.	Tristan Gingold	2019-08-20	1	-0/+10
\|
*	synth: set name to assert/assume gates.	Tristan Gingold	2019-08-20	4	-12/+44
\|
*	netlist: fix minor pasto.	Tristan Gingold	2019-08-20	1	-1/+1
\|
*	initial support for reduce and/or (#900)	Pepijn de Vos	2019-08-20	3	-1/+30
\|
*	vhdl: handle assume in verification units.	Tristan Gingold	2019-08-20	1	-0/+2
\|
*	synth: set location on assume/assert gates.	Tristan Gingold	2019-08-20	3	-8/+19
\|
*	synth: handle verification units.	Tristan Gingold	2019-08-20	3	-2/+37
\|
*	synth: handle array attribute "length" (#895)	marph91	2019-08-19	1	-0/+10
\|
*	synth: fix tgingold/ghdlsynth#34 (association).	Tristan Gingold	2019-08-17	1	-2/+1
\|
*	synth: handle integer values in subtype conversion.	Tristan Gingold	2019-08-16	1	-0/+2
\| \| \| \|	For tgingold/ghdlsynth-beta#33
*	synth: handle integers for displaying vhdl ports.	Tristan Gingold	2019-08-16	1	-0/+10
\|
*	vhdl: declare verification units (WIP).	Tristan Gingold	2019-08-16	1	-0/+2
\|
*	synth: handle array attributes; handle integer subtypes in generics.	Tristan Gingold	2019-08-16	2	-2/+91
\| \| \| \|	Fix tgingold/ghdlsynth-beta#32
*	add synthesis support for logic operators on numeric types (#893)	Pepijn de Vos	2019-08-15	2	-4/+35
\| \| \| \| \| \| \| \|	* add logic operators on unsigned * handle signed too * handle unary not
*	synth: fix handling of assume/assert.	Tristan Gingold	2019-08-14	1	-6/+65
\|
*	ghdlsynth: declare init_for_ghdl_synth.	Tristan Gingold	2019-08-14	1	-1/+4
\|
*	vhdl: handle PSL keywords as vhdl08 reserved words; switch to PSL scanner mode.	Tristan Gingold	2019-08-14	1	-0/+3
\|
*	synth: also extract edge in PSL expressions.	Tristan Gingold	2019-08-13	3	-18/+36
\|
*	synth: extract edge for PSL clocks.	Tristan Gingold	2019-08-13	1	-27/+34
\|
*	libghdlsynth: make it almost empty, as libghdl will be used instead.	Tristan Gingold	2019-08-13	1	-8/+0
\|
*	Support for PSL assert and assume in synthesis (#892)	Pepijn de Vos	2019-08-13	1	-4/+53
\| \| \| \| \| \| \| \|	* initial support for PSL assert and assume * add support for true, false, and, or in psl synth * update testsuite with new psl things
*	libghdl: also add synthesis part. For #884	Tristan Gingold	2019-08-13	3	-44/+4
\|
*	synth: build_header was replaced by a Makefile target.	Tristan Gingold	2019-08-13	1	-8/+0
\|