| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | synth: do full elaboration before synthesis | Tristan Gingold | 2021-11-01 | 1 | -291/+172 |
| * | synth: factorize code to create base instance | Tristan Gingold | 2021-08-28 | 1 | -13/+2 |
| * | synth-vhdl_context.adb(Is_Full): consider fractional words. | Tristan Gingold | 2021-06-23 | 1 | -2/+16 |
| * | synth: file renaming for decls, expr, insts and stmts. | Tristan Gingold | 2021-04-28 | 1 | -1/+1 |
| * | synth: use a generic version of synth-environment. | Tristan Gingold | 2021-04-27 | 1 | -1/+1 |
| * | synth: rename synth-context to synth-vhdl_context | Tristan Gingold | 2021-04-16 | 1 | -0/+562 |
 |
index : iCE40/ghdl | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |