Commit message (Collapse) | Author | Age | Files | Lines | ||
---|---|---|---|---|---|---|
... | ||||||
* | vhdl: handle subtype indication (with range) in discrete_range. | Tristan Gingold | 2019-08-10 | 7 | -63/+105 | |
| | | | | For #877 | |||||
* | synth: add comments. | Tristan Gingold | 2019-08-09 | 1 | -1/+9 | |
| | ||||||
* | vhdl: remove unused Get/Set_Choice_Order. | Tristan Gingold | 2019-08-09 | 7 | -580/+515 | |
| | ||||||
* | synth: add testcase from #872 | Tristan Gingold | 2019-08-08 | 2 | -0/+51 | |
| | ||||||
* | synth: add testcase for aggregate target. | Tristan Gingold | 2019-08-08 | 3 | -0/+56 | |
| | ||||||
* | synth: fix crash when assignment target is an aggregate. | Tristan Gingold | 2019-08-08 | 1 | -5/+7 | |
| | | | | For tgingold/ghdlsynth-beta#26 | |||||
* | vhdl: remove -Whides warnings for processes without a label. | Tristan Gingold | 2019-08-08 | 1 | -0/+9 | |
| | ||||||
* | Add reproducer for tgingold/ghdlsynth-beta#26 | Tristan Gingold | 2019-08-08 | 2 | -0/+29 | |
| | ||||||
* | synth: handle 1 bit integer in disp_vhdl, fix range in synth-expr. | Tristan Gingold | 2019-08-08 | 2 | -4/+13 | |
| | ||||||
* | vhdl: remove severity from cover, report and severity from assume. | Tristan Gingold | 2019-08-08 | 11 | -142/+160 | |
| | ||||||
* | pnodes.py: be strict about comments, refactoring. | Tristan Gingold | 2019-08-07 | 1 | -42/+62 | |
| | ||||||
* | vhdl-nodes: gather PSL nodes, regenerate nodes_meta. | Tristan Gingold | 2019-08-07 | 2 | -125/+91 | |
| | ||||||
* | Add support for PSL assumptions, used in formal verification (#880) | Pepijn de Vos | 2019-08-07 | 36 | -251/+555 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | * vhdl: make the parser understand PSL assume * assume does not actually have report according to the spec. Just a property. * add SPL assume to semantic analysis * canonicalise PSL assume * add assume to annotations * add PSL assume to simulation code * statement -> directive * add assume to translation files * update ticked24 testcase * correctly parse assume * add assume testcase * refactor chunk of duplicated code | |||||
* | Add testcase for #877 | Tristan Gingold | 2019-08-06 | 5 | -0/+43 | |
| | ||||||
* | vhdl: allow discrete subtype indication for discrete_range. | Tristan Gingold | 2019-08-06 | 5 | -45/+53 | |
| | | | | For #877 | |||||
* | Add more tests in issue613 | Tristan Gingold | 2019-08-06 | 2 | -0/+5 | |
| | ||||||
* | Add a testcase for #881 | Tristan Gingold | 2019-08-06 | 3 | -0/+57 | |
| | ||||||
* | vhdl: for time resolution, do not consider unit name from textio body. | Tristan Gingold | 2019-08-06 | 3 | -14/+42 | |
| | | | | For #881 | |||||
* | Add testcase for #882 | Tristan Gingold | 2019-08-05 | 2 | -0/+23 | |
| | ||||||
* | synth: improve support of vhdl08. Fix #882 | Tristan Gingold | 2019-08-05 | 2 | -5/+22 | |
| | ||||||
* | synth: add asserts in synth-values | Tristan Gingold | 2019-08-05 | 1 | -0/+5 | |
| | ||||||
* | synth: add test for previous commit. | Tristan Gingold | 2019-08-05 | 3 | -2/+77 | |
| | ||||||
* | synth: handle subtype conversions. | Tristan Gingold | 2019-08-05 | 5 | -73/+154 | |
| | ||||||
* | synth: handle signed conversions in disp_vhdl. | Tristan Gingold | 2019-08-05 | 1 | -2/+6 | |
| | ||||||
* | synth: add tests for uns/uns comparisons. | Tristan Gingold | 2019-08-02 | 3 | -0/+102 | |
| | ||||||
* | synth: preliminary support of integer literals. | Tristan Gingold | 2019-08-02 | 2 | -18/+67 | |
| | ||||||
* | synth: add a debug procedure. | Tristan Gingold | 2019-08-02 | 2 | -0/+22 | |
| | ||||||
* | synth: improve error message for multiple assignments. | Tristan Gingold | 2019-08-02 | 1 | -4/+20 | |
| | ||||||
* | synth: handle signed integer comparisons (#878) | Pepijn de Vos | 2019-08-01 | 3 | -0/+43 | |
| | | | | | | | | | | * comparisons with integer literals * display signed comparison nicely * revert literal size changes * properly display signed values | |||||
* | synth: add tests for partial assignment. | Tristan Gingold | 2019-08-01 | 5 | -0/+106 | |
| | ||||||
* | synth: handle partial assignments in a process (WIP). | Tristan Gingold | 2019-08-01 | 1 | -18/+75 | |
| | ||||||
* | synth: refactoring in inference/environment. | Tristan Gingold | 2019-08-01 | 3 | -7/+13 | |
| | ||||||
* | synth: refactor inference, add comment, strengthen check. | Tristan Gingold | 2019-08-01 | 4 | -31/+62 | |
| | ||||||
* | synth: add a dff test. | Tristan Gingold | 2019-07-31 | 3 | -1/+65 | |
| | ||||||
* | synth: refactoring in synth-inference. | Tristan Gingold | 2019-07-31 | 1 | -129/+137 | |
| | ||||||
* | synth: add location on monadic operators. | Tristan Gingold | 2019-07-31 | 1 | -7/+10 | |
| | ||||||
* | synth: regenerate ghdlsynth_gates.h | Tristan Gingold | 2019-07-31 | 1 | -3/+4 | |
| | ||||||
* | synth: fix a crash in instantiation. | Tristan Gingold | 2019-07-31 | 2 | -8/+9 | |
| | ||||||
* | synth: add a counter test. | Tristan Gingold | 2019-07-30 | 3 | -0/+117 | |
| | ||||||
* | synth: slightly improve output for indexes. | Tristan Gingold | 2019-07-30 | 1 | -3/+7 | |
| | ||||||
* | synth: add dpram3 test. | Tristan Gingold | 2019-07-30 | 3 | -1/+77 | |
| | ||||||
* | synth: adjust output for dyn_insert, add dpram2 test. | Tristan Gingold | 2019-07-30 | 4 | -3/+67 | |
| | ||||||
* | synth: add a test for a ram. | Tristan Gingold | 2019-07-30 | 3 | -1/+65 | |
| | ||||||
* | synth: fixes for indexed names. | Tristan Gingold | 2019-07-30 | 3 | -3/+13 | |
| | ||||||
* | synth: add a test for idff. | Tristan Gingold | 2019-07-30 | 3 | -1/+74 | |
| | ||||||
* | synth: rework indexed names. | Tristan Gingold | 2019-07-30 | 4 | -101/+106 | |
| | ||||||
* | synth: add a test for psl. | Tristan Gingold | 2019-07-29 | 2 | -0/+38 | |
| | ||||||
* | synth: handle more conversions in disp_vhdl | Tristan Gingold | 2019-07-29 | 1 | -1/+44 | |
| | ||||||
* | synth: add arr02 test. | Tristan Gingold | 2019-07-29 | 3 | -0/+73 | |
| | ||||||
* | synth: add support for memories. | Tristan Gingold | 2019-07-29 | 15 | -152/+445 | |
| |