diff options
| author | Tristan Gingold <tgingold@free.fr> | 2019-08-05 08:09:47 +0200 |
|---|---|---|
| committer | Tristan Gingold <tgingold@free.fr> | 2019-08-05 08:09:47 +0200 |
| commit | 7687582d7faebfb3e3c691ccd57df15106f09046 (patch) | |
| tree | 284505642fbcd7ee91f42ee37e29b6e7d9a533af | |
| parent | 8c7b05c79661cd140305c214de9b00747042723c (diff) | |
| download | ghdl-7687582d7faebfb3e3c691ccd57df15106f09046.tar.gz ghdl-7687582d7faebfb3e3c691ccd57df15106f09046.tar.bz2 ghdl-7687582d7faebfb3e3c691ccd57df15106f09046.zip | |
Add testcase for #882
| -rw-r--r-- | testsuite/synth/issue882/cpu.vhdl | 13 | ||||
| -rwxr-xr-x | testsuite/synth/issue882/testsuite.sh | 10 |
2 files changed, 23 insertions, 0 deletions
diff --git a/testsuite/synth/issue882/cpu.vhdl b/testsuite/synth/issue882/cpu.vhdl new file mode 100644 index 000000000..28229eeb4 --- /dev/null +++ b/testsuite/synth/issue882/cpu.vhdl @@ -0,0 +1,13 @@ +library ieee; +use ieee.std_logic_1164.all; + +entity cpu is + port ( + test : out std_logic_vector(7 downto 0) + ); +end cpu; + +architecture rtl of cpu is +begin + test <= "00000000"; +end rtl; diff --git a/testsuite/synth/issue882/testsuite.sh b/testsuite/synth/issue882/testsuite.sh new file mode 100755 index 000000000..c980ae914 --- /dev/null +++ b/testsuite/synth/issue882/testsuite.sh @@ -0,0 +1,10 @@ +#! /bin/sh + +. ../../testenv.sh + +GHDL_STD_FLAGS=--std=08 +synth cpu.vhdl -e $t > syn_cpu.vhdl +analyze syn_cpu.vhdl +clean + +echo "Test successful" |
