aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* testsuite/synth: add a test for #1161Tristan Gingold2020-03-197-0/+104
* vhdl-sem_expr: fix a wrong check in choices. For #1161Tristan Gingold2020-03-191-0/+5
* synth-expr: handle vectors in aggregates. For #1161Tristan Gingold2020-03-191-9/+28
* testsuite/synth: add a test for #1160Tristan Gingold2020-03-182-0/+22
* synth-expr: handle length attribute for subtypes. Fix #1160Tristan Gingold2020-03-181-5/+13
* synth: refactoring inference (WIP).Tristan Gingold2020-03-152-55/+87
* trans-chap7: minor renaming.Tristan Gingold2020-03-141-5/+5
* synth: handle more operations from synsopsys packages.Tristan Gingold2020-03-144-108/+142
* synth: handle more operators from std_logic_arith.Tristan Gingold2020-03-141-4/+13
* testsuite/synth: add test for #1158Tristan Gingold2020-03-142-0/+28
* synth-static_oper: handle minimum/maximum for integers. Fix #1158Tristan Gingold2020-03-141-2/+4
* synth: propagate more errors.Tristan Gingold2020-03-142-0/+8
* vhdl-ieee-std_logic_arith: fix warnings.Tristan Gingold2020-03-141-12/+5
* std_names: add *_reduce names.Tristan Gingold2020-03-133-188/+206
* testsuite/synth: add a test.Tristan Gingold2020-03-131-0/+65
* vhdl: recognize more std_logic_arith operations.Tristan Gingold2020-03-133-2/+207
* synth: handle static sub uns/nat.Tristan Gingold2020-03-133-0/+51
* psl-rewrites: handle N_Paren_Prop (simply discard).Tristan Gingold2020-03-131-0/+3
* testsuite/synth: add test for #1157Tristan Gingold2020-03-132-0/+87
* synth: handle div/rem/mod operations. Fix #1157Tristan Gingold2020-03-132-60/+79
* synth-stmts: strip const in if statement.Tristan Gingold2020-03-131-0/+1
* synth-static_oper: handle unsigned "<".Tristan Gingold2020-03-132-1/+66
* synth-insts: handle record in generics.Tristan Gingold2020-03-132-23/+57
* testsuite/synth: add a test for previous commit.Tristan Gingold2020-03-132-8/+29
* synth-static_oper: handle static net for add_uns_nat.Tristan Gingold2020-03-131-5/+14
* netlists: handle more case of 0 sized nets.Tristan Gingold2020-03-133-3/+5
* testsuite/synth: add tests for previous commit.Tristan Gingold2020-03-133-1/+59
* synth-insts: handle output individual assoc for components.Tristan Gingold2020-03-131-18/+3
* testsuite/synth: add testcase for previous commit.Tristan Gingold2020-03-133-1/+58
* synth-insts: handle input individual associations for components.Tristan Gingold2020-03-131-55/+49
* synth: propagate more errors.Tristan Gingold2020-03-133-1/+11
* vhdl-scanner: abstract Scan_Comment_PragmaTristan Gingold2020-03-131-32/+40
* testsuite/synth: add a test for previous commit.Tristan Gingold2020-03-133-0/+50
* synth-expr: handle reverse_range attribute.Tristan Gingold2020-03-131-0/+22
* testsuite/synth: add a test for previous commit.Tristan Gingold2020-03-132-0/+22
* synth: handle conversions for enumerations.Tristan Gingold2020-03-131-1/+6
* testsuite/gna: add testcase for previous commit.Tristan Gingold2020-03-132-0/+25
* psl: keep denoting names in the PSL ast.Tristan Gingold2020-03-1319-40/+129
* vhdl-sem_lib: also disable warnings when parsingTristan Gingold2020-03-111-10/+17
* synth-expr: propagate error.Tristan Gingold2020-03-111-0/+3
* synth: implement more conversions.Tristan Gingold2020-03-114-41/+50
* vhdl-ieee-std_logic_arith: recognize more conversions.Tristan Gingold2020-03-116-189/+209
* synth: improve error message.Tristan Gingold2020-03-112-2/+2
* vhdl-ieee-std_logic_unsigned: recognize more operations.Tristan Gingold2020-03-112-0/+17
* synth: improve error handling.Tristan Gingold2020-03-114-26/+81
* vhdl: recognize mod/rem operators.Tristan Gingold2020-03-103-162/+228
* synth-oper: handle more mul & div operations.Tristan Gingold2020-03-101-4/+84
* synth-values: handle Is_Equal for floats.Tristan Gingold2020-03-101-0/+2
* testsuite/synth: add tests for previous commit.Tristan Gingold2020-03-105-0/+80
* synth-oper: handle minimum, maximum for integers.Tristan Gingold2020-03-101-0/+19
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-04 08:17:37 +0000