aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* synth: introduce type_logicTristan Gingold2019-09-296-16/+42
* testsuite/synth: add testcase for #945Tristan Gingold2019-09-283-0/+30
* synth: add support of alias of alias. Fix #945Tristan Gingold2019-09-281-0/+8
* synth: add support for mod operator.Tristan Gingold2019-09-283-24/+30
* netlists-disp_vhdl: improve disp_x_lit.Tristan Gingold2019-09-281-3/+9
* testsuite/sync: re-enable func08Tristan Gingold2019-09-281-1/+1
* synth-environment: optimize cascaded if.Tristan Gingold2019-09-281-1/+27
* netlists-disp_vhdl: handle id_edge.Tristan Gingold2019-09-281-0/+3
* testsuite/synth: add if01Tristan Gingold2019-09-283-0/+75
* testsuite/synth/func01: replace func08 by func08b (need to optimize).Tristan Gingold2019-09-283-1/+61
* synth-stmts: simple optimization for loop control logic.Tristan Gingold2019-09-281-10/+19
* synth: disp net number in netlists-dumpTristan Gingold2019-09-281-1/+13
* synth: finalize declarations and free wires.Tristan Gingold2019-09-276-21/+214
* testsuite/synth: add testcase for #944Tristan Gingold2019-09-272-0/+33
* synth: handle range attribute; handle vhdl08 array subtype.Tristan Gingold2019-09-271-19/+25
* synth-environment-debug: improve.Tristan Gingold2019-09-261-1/+2
* synth: handle alias for reshape.Tristan Gingold2019-09-261-0/+2
* synth: do subtype conversion for variable defaultTristan Gingold2019-09-261-0/+2
* synth: do subtype conversion for expression at calls.Tristan Gingold2019-09-262-15/+10
* testsuite/synth: add testcase from tgingold/ghdlsynth-beta#14Tristan Gingold2019-09-265-0/+180
* synth: subtype conversion for selected elements.Tristan Gingold2019-09-261-1/+2
* testsuite/synth: add testcase for single bit memory.Tristan Gingold2019-09-263-1/+64
* synth: fix handling of single-bit memories.Tristan Gingold2019-09-262-5/+13
* testsuite/synth: add testcase for #936Tristan Gingold2019-09-252-0/+13
* synth: allow entities with no ports.Tristan Gingold2019-09-251-1/+0
* testsuite/synth: add testcase for slice of slice.Tristan Gingold2019-09-253-1/+39
* synth: fix crash on slice of slice.Tristan Gingold2019-09-251-1/+2
* testsuite/synth: add testcase for previous commit.Tristan Gingold2019-09-254-5/+51
* synth-stmts: allow slice as case expression.Tristan Gingold2019-09-251-1/+1
* testsuite/synth: add a test for string comparaison.Tristan Gingold2019-09-253-0/+70
* synth: handle array equality (for constances).Tristan Gingold2019-09-253-1/+22
* testsuite/synth: rename issueXX to synthXX for ghdlsynth-beta issues.Tristan Gingold2019-09-2539-0/+0
* testsuite/synth: add testcase for #941Tristan Gingold2019-09-252-0/+25
* testsuite/synth: add testcase for #940Tristan Gingold2019-09-253-2/+26
* synth-disp_vhdl: handle in conversions from bitvector. Fix #940Tristan Gingold2019-09-251-0/+5
* testsuite/synth: add testcase for #937Tristan Gingold2019-09-256-0/+121
* synth-oper: handle not for boolean and bit. Fix #937Tristan Gingold2019-09-251-1/+3
* synth-disp_vhdl: handle disp conversion with bits (and boolean).Tristan Gingold2019-09-251-5/+17
* synth: fixes after previous patch.Tristan Gingold2019-09-254-8/+16
* synth: rework type for expression.Tristan Gingold2019-09-258-226/+250
* update bug report template (#942)1138-4EB2019-09-251-28/+24
* enable llvm9 (#935)sharkcz2019-09-232-1/+2
* testsuite/synth: add a test for previous commit.Tristan Gingold2019-09-233-2/+62
* synth-inference: optimize for controls.Tristan Gingold2019-09-231-1/+7
* synth: Regenerate ghdlsynth_gates.hTristan Gingold2019-09-231-25/+26
* testsuite/synth: add testcase for previous commit.Tristan Gingold2019-09-224-1/+53
* synth: handle subtype conversions on interfaces.Tristan Gingold2019-09-222-10/+31
* synth: introduce type_unbounded_vector.Tristan Gingold2019-09-224-25/+89
* synth: add more operations.Tristan Gingold2019-09-221-2/+13
* synth: preliminary work for subtype conversions on interfaces.Tristan Gingold2019-09-224-13/+26
generated by cgit v1.2.3 (git 2.25.1) at 2025-03-14 05:54:08 +0000