diff options
| author | Liu, Jinsong <jinsong.liu@intel.com> | 2012-02-28 09:06:27 +0100 |
|---|---|---|
| committer | Liu, Jinsong <jinsong.liu@intel.com> | 2012-02-28 09:06:27 +0100 |
| commit | 6af7deded7aae2a90c7eec5e7b1ce053362e73f0 (patch) | |
| tree | 5851e94ba533e0f1a7c1fcd521581a15db5e8aba /xen/arch/x86/traps.c | |
| parent | 2e20f9102daf651f096eedb112661396d16c2e09 (diff) | |
| download | xen-6af7deded7aae2a90c7eec5e7b1ce053362e73f0.tar.gz xen-6af7deded7aae2a90c7eec5e7b1ce053362e73f0.tar.bz2 xen-6af7deded7aae2a90c7eec5e7b1ce053362e73f0.zip | |
X86: expose HLE/RTM features to dom0
Intel recently release 2 new features, HLE and TRM.
Refer to http://software.intel.com/file/41417.
This patch expose them to dom0.
Signed-off-by: Liu, Jinsong <jinsong.liu@intel.com>
Committed-by: Jan Beulich <jbeulich@suse.com>
Diffstat (limited to 'xen/arch/x86/traps.c')
| -rw-r--r-- | xen/arch/x86/traps.c | 2 |
1 files changed, 2 insertions, 0 deletions
diff --git a/xen/arch/x86/traps.c b/xen/arch/x86/traps.c index 286f1a2954..56b4115982 100644 --- a/xen/arch/x86/traps.c +++ b/xen/arch/x86/traps.c @@ -857,9 +857,11 @@ static void pv_cpuid(struct cpu_user_regs *regs) case 0x00000007: if ( regs->ecx == 0 ) b &= (cpufeat_mask(X86_FEATURE_BMI1) | + cpufeat_mask(X86_FEATURE_HLE) | cpufeat_mask(X86_FEATURE_AVX2) | cpufeat_mask(X86_FEATURE_BMI2) | cpufeat_mask(X86_FEATURE_ERMS) | + cpufeat_mask(X86_FEATURE_RTM) | cpufeat_mask(X86_FEATURE_FSGSBASE)); else b = 0; |