diff options
| author | Zoltan Herpai <wigyori@uid0.hu> | 2016-12-27 16:00:41 +0100 |
|---|---|---|
| committer | GitHub <noreply@github.com> | 2016-12-27 16:00:41 +0100 |
| commit | 187ad058ee1f21b1d78ff86fe2fc42459f10457b (patch) | |
| tree | c34448b5d917975d8a6f6b5ccbbebe4f67443e9f /package/boot/uboot-sunxi/patches/091-sun6i-sync-PLL1-multdiv-with-Boot1.patch | |
| parent | 5ecf7a9b2804ed5dc6fc0389c95656c6695568a0 (diff) | |
| parent | 52b0b6ea7a440b4cf3c9eb33557be7ad63e23f77 (diff) | |
| download | master-187ad058-master.tar.gz master-187ad058-master.tar.bz2 master-187ad058-master.zip | |
sunxi: uboot-sunxi: update to 2016.11
Diffstat (limited to 'package/boot/uboot-sunxi/patches/091-sun6i-sync-PLL1-multdiv-with-Boot1.patch')
| -rw-r--r-- | package/boot/uboot-sunxi/patches/091-sun6i-sync-PLL1-multdiv-with-Boot1.patch | 6 |
1 files changed, 3 insertions, 3 deletions
diff --git a/package/boot/uboot-sunxi/patches/091-sun6i-sync-PLL1-multdiv-with-Boot1.patch b/package/boot/uboot-sunxi/patches/091-sun6i-sync-PLL1-multdiv-with-Boot1.patch index a402feb3cd..0b38901cd5 100644 --- a/package/boot/uboot-sunxi/patches/091-sun6i-sync-PLL1-multdiv-with-Boot1.patch +++ b/package/boot/uboot-sunxi/patches/091-sun6i-sync-PLL1-multdiv-with-Boot1.patch @@ -12,9 +12,9 @@ More specifically, the following settings are now used: * up to 1152MHz: mul=3, div=2 (unchanged) * above 1152MHz: mul=4, div=2 (was: mul=2, div=1) ---- a/arch/arm/cpu/armv7/sunxi/clock_sun6i.c -+++ b/arch/arm/cpu/armv7/sunxi/clock_sun6i.c -@@ -122,11 +122,12 @@ void clock_set_pll1(unsigned int clk) +--- a/arch/arm/mach-sunxi/clock_sun6i.c ++++ b/arch/arm/mach-sunxi/clock_sun6i.c +@@ -91,11 +91,12 @@ void clock_set_pll1(unsigned int clk) struct sunxi_ccm_reg * const ccm = (struct sunxi_ccm_reg *)SUNXI_CCM_BASE; const int p = 0; |