From 52b0b6ea7a440b4cf3c9eb33557be7ad63e23f77 Mon Sep 17 00:00:00 2001 From: Zoltan HERPAI Date: Tue, 27 Dec 2016 14:49:28 +0100 Subject: sunxi: uboot-sunxi: update to 2016.11 While at it: - refresh Theobroma patches - refresh patches - delete obsolete/upstreamed patches - add support for Merrii A80 board Signed-off-by: Zoltan HERPAI --- .../patches/091-sun6i-sync-PLL1-multdiv-with-Boot1.patch | 6 +++--- 1 file changed, 3 insertions(+), 3 deletions(-) (limited to 'package/boot/uboot-sunxi/patches/091-sun6i-sync-PLL1-multdiv-with-Boot1.patch') diff --git a/package/boot/uboot-sunxi/patches/091-sun6i-sync-PLL1-multdiv-with-Boot1.patch b/package/boot/uboot-sunxi/patches/091-sun6i-sync-PLL1-multdiv-with-Boot1.patch index a402feb3cd..0b38901cd5 100644 --- a/package/boot/uboot-sunxi/patches/091-sun6i-sync-PLL1-multdiv-with-Boot1.patch +++ b/package/boot/uboot-sunxi/patches/091-sun6i-sync-PLL1-multdiv-with-Boot1.patch @@ -12,9 +12,9 @@ More specifically, the following settings are now used: * up to 1152MHz: mul=3, div=2 (unchanged) * above 1152MHz: mul=4, div=2 (was: mul=2, div=1) ---- a/arch/arm/cpu/armv7/sunxi/clock_sun6i.c -+++ b/arch/arm/cpu/armv7/sunxi/clock_sun6i.c -@@ -122,11 +122,12 @@ void clock_set_pll1(unsigned int clk) +--- a/arch/arm/mach-sunxi/clock_sun6i.c ++++ b/arch/arm/mach-sunxi/clock_sun6i.c +@@ -91,11 +91,12 @@ void clock_set_pll1(unsigned int clk) struct sunxi_ccm_reg * const ccm = (struct sunxi_ccm_reg *)SUNXI_CCM_BASE; const int p = 0; -- cgit v1.2.3