summaryrefslogtreecommitdiffstats
path: root/libopencm3/include/libopencm3/lm3s/irq.json
diff options
context:
space:
mode:
Diffstat (limited to 'libopencm3/include/libopencm3/lm3s/irq.json')
-rw-r--r--libopencm3/include/libopencm3/lm3s/irq.json126
1 files changed, 126 insertions, 0 deletions
diff --git a/libopencm3/include/libopencm3/lm3s/irq.json b/libopencm3/include/libopencm3/lm3s/irq.json
new file mode 100644
index 0000000..0d8dcfc
--- /dev/null
+++ b/libopencm3/include/libopencm3/lm3s/irq.json
@@ -0,0 +1,126 @@
+{
+ "_comment": [
+ "Although this says LM3S, the interrupt table applies to the",
+ "LM4F as well Some interrupt vectores marked as reserved in LM3S are",
+ "used in LM4F, and some vectors in LM3S are marked reserved for LM4F.",
+ "However, the common vectors are identical, and we can safely use the",
+ "same interrupt table. Reserved vectors will never be triggered, so",
+ "having them is perfectly safe."
+ ],
+ "irqs": {
+ "0": "GPIOA",
+ "1": "GPIOB",
+ "2": "GPIOC",
+ "3": "GPIOD",
+ "4": "GPIOE",
+ "5": "UART0",
+ "6": "UART1",
+ "7": "SSI0",
+ "8": "I2C0",
+ "9": "PWM0_FAULT",
+ "10": "PWM0_0",
+ "11": "PWM0_1",
+ "12": "PWM0_2",
+ "13": "QEI0",
+ "14": "ADC0SS0",
+ "15": "ADC0SS1",
+ "16": "ADC0SS2",
+ "17": "ADC0SS3",
+ "18": "WATCHDOG",
+ "19": "TIMER0A",
+ "20": "TIMER0B",
+ "21": "TIMER1A",
+ "22": "TIMER1B",
+ "23": "TIMER2A",
+ "24": "TIMER2B",
+ "25": "COMP0",
+ "26": "COMP1",
+ "27": "COMP2",
+ "28": "SYSCTL",
+ "29": "FLASH",
+ "30": "GPIOF",
+ "31": "GPIOG",
+ "32": "GPIOH",
+ "33": "UART2",
+ "34": "SSI1",
+ "35": "TIMER3A",
+ "36": "TIMER3B",
+ "37": "I2C1",
+ "38": "QEI1",
+ "39": "CAN0",
+ "40": "CAN1",
+ "41": "CAN2",
+ "42": "ETH",
+ "43": "HIBERNATE",
+ "44": "USB0",
+ "45": "PWM0_3",
+ "46": "UDMA",
+ "47": "UDMAERR",
+ "48": "ADC1SS0",
+ "49": "ADC1SS1",
+ "50": "ADC1SS2",
+ "51": "ADC1SS3",
+ "52": "I2S0",
+ "53": "EPI0",
+ "54": "GPIOJ",
+ "55": "GPIOK",
+ "56": "GPIOL",
+ "57": "SSI2",
+ "58": "SSI3",
+ "59": "UART3",
+ "60": "UART4",
+ "61": "UART5",
+ "62": "UART6",
+ "63": "UART7",
+ "68": "I2C2",
+ "69": "I2C3",
+ "70": "TIMER4A",
+ "71": "TIMER4B",
+ "92": "TIMER5A",
+ "93": "TIMER5B",
+ "94": "WTIMER0A",
+ "95": "WTIMER0B",
+ "96": "WTIMER1A",
+ "97": "WTIMER1B",
+ "98": "WTIMER2A",
+ "99": "WTIMER2B",
+ "100": "WTIMER3A",
+ "101": "WTIMER3B",
+ "102": "WTIMER4A",
+ "103": "WTIMER4B",
+ "104": "WTIMER5A",
+ "105": "WTIMER5B",
+ "106": "SYSEXC",
+ "107": "PECI0",
+ "108": "LPC0",
+ "109": "I2C4",
+ "110": "I2C5",
+ "111": "GPIOM",
+ "112": "GPION",
+ "114": "FAN0",
+ "116": "GPIOP0",
+ "117": "GPIOP1",
+ "118": "GPIOP2",
+ "119": "GPIOP3",
+ "120": "GPIOP4",
+ "121": "GPIOP5",
+ "122": "GPIOP6",
+ "123": "GPIOP7",
+ "124": "GPIOQ0",
+ "125": "GPIOQ1",
+ "126": "GPIOQ2",
+ "127": "GPIOQ3",
+ "128": "GPIOQ4",
+ "129": "GPIOQ5",
+ "130": "GPIOQ6",
+ "131": "GPIOQ7",
+ "134": "PWM1_0",
+ "135": "PWM1_1",
+ "136": "PWM1_2",
+ "137": "PWM1_3",
+ "138": "PWM1_FAULT"
+ },
+ "partname_humanreadable": "LM3S series",
+ "partname_doxygen": "LM3S",
+ "includeguard": "LIBOPENCM3_LM3S_NVIC_H"
+}