aboutsummaryrefslogtreecommitdiffstats
path: root/tests/various
Commit message (Collapse)AuthorAgeFilesLines
...
* | | verilog: improve specify support when not in -specify modeEddie Hung2020-02-132-3/+1
| | |
* | | verilog: ignore '&&&' when not in -specify modeEddie Hung2020-02-131-0/+6
| | |
* | | specify: system timing checks to accept min:typ:max tripleEddie Hung2020-02-131-0/+7
| | |
* | | verilog: fix $specify3 checkEddie Hung2020-02-131-0/+7
| | |
* | | Merge pull request #1679 from thasti/delay-parsingN. Engelhardt2020-02-131-0/+5
|\ \ \ | | | | | | | | Fix crash on wire declaration with delay
| * | | add testcase for #1614Stefan Biereigel2020-02-031-0/+5
| | |/ | |/|
* | | sv: More tests for wildcard port connectionsDavid Shah2020-02-021-0/+57
| | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
* | | hierarchy: Correct handling of wildcard port connections with default valuesDavid Shah2020-02-021-0/+11
| | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
* | | sv: Add tests for wildcard port connectionsDavid Shah2020-02-021-0/+56
| | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
* | | Merge pull request #1647 from YosysHQ/dave/sprintfDavid Shah2020-02-021-0/+12
|\ \ \ | |/ / |/| | ast: Add support for $sformatf system function
| * | ast: Add support for $sformatf system functionDavid Shah2020-01-191-0/+12
| | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
* | | Add "help -all" and "help -celltypes" sanity testEddie Hung2020-01-281-0/+2
| | |
* | | Merge remote-tracking branch 'origin/master' into eddie/abc9_refactorEddie Hung2020-01-211-11/+0
|\| |
| * | xilinx_dsp: another typo; move xilinx specific testEddie Hung2020-01-171-11/+0
| | |
* | | write_xaiger: fix for (* keep *) on flop outputEddie Hung2020-01-211-0/+15
|/ /
* | autoname: add testcase with $-prefix-ed portEddie Hung2020-01-141-0/+19
| |
* | Remove submod changesEddie Hung2019-12-301-102/+0
| |
* | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-12-201-0/+34
|\ \
| * \ Merge pull request #1569 from YosysHQ/eddie/fix_1531Eddie Hung2019-12-191-0/+34
| |\ \ | | | | | | | | verilog: preserve size of $genval$-s in for loops
| | * | Add testcaseEddie Hung2019-12-111-0/+34
| | | |
* | | | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-12-191-0/+5
|\| | |
| * | | add assert option to scratchpad commandN. Engelhardt2019-12-162-14/+5
| | | |
| * | | add test and make help message more verboseN. Engelhardt2019-12-121-0/+14
| |/ /
* | | Merge remote-tracking branch 'origin/eddie/submod_po' into xaig_dffEddie Hung2019-11-271-0/+31
|\ \ \ | | |/ | |/|
| * | Add multiple driver testcaseEddie Hung2019-11-271-0/+31
| | |
* | | Merge remote-tracking branch 'origin/eddie/submod_po' into xaig_dffEddie Hung2019-11-271-2/+23
|\| |
| * | Revert "submod to bitty rather bussy, for bussy wires used as input and output"Eddie Hung2019-11-271-2/+5
| | | | | | | | | | | | This reverts commit cba3073026711e7683c46ba091c56a5c5a041a45.
| * | Fix wire widthEddie Hung2019-11-261-2/+2
| | |
| * | Add testcase where \init is copiedEddie Hung2019-11-251-0/+18
| | |
* | | Merge branch 'xaig_dff' of github.com:YosysHQ/yosys into xaig_dffEddie Hung2019-11-232-4/+4
|\ \ \
| * | | Another sloppy mistake!Eddie Hung2019-11-211-1/+1
| | | |
| * | | Merge remote-tracking branch 'origin/xaig_dff' into eddie/xaig_dff_adffEddie Hung2019-11-212-2/+2
| |\ \ \
| * | | | async2sync -> clk2fflogicEddie Hung2019-11-211-1/+1
| | | | |
* | | | | Merge remote-tracking branch 'origin/eddie/submod_po' into xaig_dffEddie Hung2019-11-221-3/+0
|\ \ \ \ \ | | |_|/ / | |/| | |
| * | | | Remove redundant flattenEddie Hung2019-11-221-2/+0
| | | | |
| * | | | Stray dumpEddie Hung2019-11-221-1/+0
| | | | |
* | | | | Merge remote-tracking branch 'origin/eddie/submod_po' into xaig_dffEddie Hung2019-11-221-0/+28
|\| | | |
| * | | | Add another test with constant driverEddie Hung2019-11-221-0/+28
| | | | |
* | | | | Merge remote-tracking branch 'origin/eddie/submod_po' into xaig_dffEddie Hung2019-11-221-0/+25
|\| | | |
| * | | | Cleanup spacingEddie Hung2019-11-221-2/+1
| | | | |
| * | | | Add testcaseEddie Hung2019-11-221-0/+26
| | |_|/ | |/| |
* | | | Merge branch 'eddie/clkpart' into xaig_dffEddie Hung2019-11-221-0/+63
|\| | | | |/ / |/| |
| * | sv: Add tests for SV always typesDavid Shah2019-11-211-0/+63
| |/ | | | | | | Signed-off-by: David Shah <dave@ds0.me>
* / Add a equiv test tooEddie Hung2019-11-192-0/+23
|/
* Fix #1462, #1480.Marcin Koƛcielnicki2019-11-192-0/+29
|
* Fix #1496.Marcin Koƛcielnicki2019-11-181-0/+13
|
* Use `sat -tempinduct` and comments for why equiv_opt not sufficientEddie Hung2019-10-031-1/+8
|
* Fix broken CI, check reset even for constants, trim rstmuxEddie Hung2019-10-021-2/+2
|
* Fix testEddie Hung2019-10-021-2/+12
|
* Update testEddie Hung2019-10-021-13/+3
|