Commit message (Expand) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Add v2 memory cells. | Marcelina KoĆcielnicka | 2021-08-11 | 1 | -1/+1 |
* | ast/simplify: don't bitblast async ROMs declared as `logic`. | whitequark | 2020-05-05 | 1 | -0/+3 |
![]() |
index : iCE40/yosys | |
[no description] |
aboutsummaryrefslogtreecommitdiffstats |
Commit message (Expand) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Add v2 memory cells. | Marcelina KoĆcielnicka | 2021-08-11 | 1 | -1/+1 |
* | ast/simplify: don't bitblast async ROMs declared as `logic`. | whitequark | 2020-05-05 | 1 | -0/+3 |