aboutsummaryrefslogtreecommitdiffstats
path: root/tests/simple
Commit message (Expand)AuthorAgeFilesLines
* improvements in muxtree/select_leaves testClifford Wolf2015-01-181-2/+5
* Improvements in opt_muxtreeClifford Wolf2015-01-181-0/+8
* Added support for task and function args in parenthesesClifford Wolf2014-10-271-1/+35
* Added multi-dim memory test (requires iverilog git head)Clifford Wolf2014-08-121-0/+11
* Improved scope resolution of local regs in Verilog+AST frontendClifford Wolf2014-08-051-0/+63
* Fixed AST handling of variables declared inside a functions main blockClifford Wolf2014-08-051-0/+13
* Added "make -j{N}" support to "make test"Clifford Wolf2014-07-301-1/+1
* Added support for "upto" wires to Verilog front- and back-endClifford Wolf2014-07-281-0/+57
* Renamed some of the test cases in tests/simple to avoid name collisionsClifford Wolf2014-07-2515-30/+30
* Implemented dynamic bit-/part-select for memory writesClifford Wolf2014-07-171-1/+40
* Added support for bit/part select to mem2reg rewriterClifford Wolf2014-07-171-0/+21
* Added support for constant bit- or part-select for memory writesClifford Wolf2014-07-171-0/+20
* Added note to "make test": use git checkout of iverilogClifford Wolf2014-07-161-1/+1
* fixed parsing of constant with comment between size and valueClifford Wolf2014-07-021-0/+7
* Fixed handling of mixed real/int ternary expressionsClifford Wolf2014-06-251-3/+6
* Little steps in realmath test benchClifford Wolf2014-06-211-0/+6
* Added test case for AstNode::MEM2REG_FL_CMPLX_LHSClifford Wolf2014-06-171-0/+12
* Removed long running tests from tests/simple/realexpr.v (replaced by tests/re...Clifford Wolf2014-06-151-55/+0
* Added tests/realmath to "make test"Clifford Wolf2014-06-151-1/+0
* Added support for math functionsClifford Wolf2014-06-141-0/+57
* Added realexpr.v test caseClifford Wolf2014-06-141-0/+13
* added tests for new verilog featuresClifford Wolf2014-06-072-6/+37
* Added tests/simple/repwhile.vClifford Wolf2014-06-061-0/+20
* Progress in Verific bindingsClifford Wolf2014-03-172-1/+4
* Added TRANSPARENT parameter to $memrd (and RD_TRANSPARENT to $mem)Clifford Wolf2014-02-031-0/+39
* Bugfix in name resolution with generate blocksClifford Wolf2014-01-301-0/+24
* Added correct handling of $memwr priorityClifford Wolf2014-01-031-0/+17
* Added proper === and !== support in constant expressionsClifford Wolf2013-12-271-0/+11
* Added multiplier test case from eda playgroundClifford Wolf2013-12-181-0/+132
* Added elsif preproc supportClifford Wolf2013-12-181-1/+229
* Added support for macro argumentsClifford Wolf2013-12-181-0/+9
* Various improvements in support for generate statementsClifford Wolf2013-12-041-0/+27
* Replaced RTLIL::Const::str with generic decoder methodClifford Wolf2013-12-041-1/+1
* Fix in sincos testbench genClifford Wolf2013-12-041-1/+1
* Added sincos test caseClifford Wolf2013-12-041-0/+124
* Implemented correct handling of signed module parametersClifford Wolf2013-11-241-1/+7
* Added modelsim support to autotestClifford Wolf2013-11-241-0/+21
* Another name resolution bugfix for generate blocksClifford Wolf2013-11-201-0/+48
* Implemented indexed part selectsClifford Wolf2013-11-201-0/+5
* Implemented part/bit select on memory readClifford Wolf2013-11-201-0/+41
* Added additional mem2reg testcaseClifford Wolf2013-11-181-0/+28
* Fixed parsing of default cases when not last caseClifford Wolf2013-11-181-0/+22
* Fixed handling of power operatorClifford Wolf2013-11-071-0/+15
* Behavior should be identical now to rev. 0b4a64ac6adbd6 (next: testing before...Clifford Wolf2013-11-021-6/+6
* Various ast changes for early expression width detection (prep for constfold ...Clifford Wolf2013-11-021-0/+7
* Added support for complex set-reset flip-flops in proc_dffClifford Wolf2013-10-241-12/+26
* Improved handling of dff with async resetsClifford Wolf2013-10-211-0/+39
* Added support for "2**n" shifter encodingClifford Wolf2013-08-121-24/+29
* Added $div and $mod technology mappingClifford Wolf2013-08-091-21/+40
* More fixes in ternary op sign handlingClifford Wolf2013-07-121-0/+8