Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Fixed tests | Miodrag Milanovic | 2019-11-11 | 5 | -17/+34 |
| | |||||
* | fixed error | Miodrag Milanovic | 2019-10-18 | 1 | -1/+1 |
| | |||||
* | Unify verilog style | Miodrag Milanovic | 2019-10-18 | 11 | -191/+157 |
| | |||||
* | Common memory test now shared | Miodrag Milanovic | 2019-10-18 | 10 | -89/+5 |
| | |||||
* | Remove not needed tests | Miodrag Milanovic | 2019-10-18 | 4 | -52/+0 |
| | |||||
* | Share common tests | Miodrag Milanovic | 2019-10-18 | 103 | -1316/+178 |
| | |||||
* | fix yosys path | Miodrag Milanovic | 2019-10-18 | 1 | -2/+2 |
| | |||||
* | Fix path to yosys | Miodrag Milanovic | 2019-10-18 | 5 | -5/+5 |
| | |||||
* | Moved all tests in arch sub directory | Miodrag Milanovic | 2019-10-18 | 150 | -0/+3548 |
| | |||||
* | Add simcells.v, simlib.v, and some output | Eddie Hung | 2019-06-27 | 1 | -1/+11 |
| | |||||
* | tests: Check that Icarus can parse arch sim models | David Shah | 2019-06-26 | 1 | -0/+8 |
Signed-off-by: David Shah <dave@ds0.me> |