aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/xilinx
Commit message (Expand)AuthorAgeFilesLines
* Merge branch 'master' into mwk/xilinx_bufgmapEddie Hung2019-08-261-0/+8
|\
| * Add undocumented featureEddie Hung2019-08-231-0/+8
* | Merge branch 'master' into mwk/xilinx_bufgmapEddie Hung2019-08-231-1/+1
|\|
| * Forgot oneEddie Hung2019-08-231-1/+2
* | Merge branch 'master' into mwk/xilinx_bufgmapEddie Hung2019-08-231-11/+22
|\|
| * Put abc_* attributes above portEddie Hung2019-08-231-7/+14
* | Merge remote-tracking branch 'origin/master' into mwk/xilinx_bufgmapEddie Hung2019-08-235-30/+39
|\|
| * Merge pull request #1209 from YosysHQ/eddie/synth_xilinxEddie Hung2019-08-204-16/+19
| |\
| | * Merge remote-tracking branch 'origin/master' into eddie/synth_xilinxEddie Hung2019-08-203-6/+6
| | |\
| | * | Update Makefile tooEddie Hung2019-07-181-2/+2
| | * | Work in progress for renaming labels/options in synth_xilinxEddie Hung2019-07-183-14/+17
| * | | Unify abc_carry_{in,out} into abc_carry and use port dir, as @mithroEddie Hung2019-08-191-2/+2
| * | | Attach abc_scc_break, abc_carry_{in,out} attr to ports not modulesEddie Hung2019-08-161-8/+20
| | |/ | |/|
* | | move attributes to wiresMarcin Kościelnicki2019-08-136-283/+537
* | | minor review fixesMarcin Kościelnicki2019-08-131-1/+1
* | | review fixesMarcin Kościelnicki2019-08-131-18/+27
* | | Add clock buffer insertion pass, improve iopadmap.Marcin Kościelnicki2019-08-136-71/+220
|/ /
* | stoi -> atoiEddie Hung2019-08-071-1/+1
* | RST -> RSTBRST for RAMB8BWEREddie Hung2019-07-291-3/+3
* | xilinx: Fix missing cell name underscore in cells_map.vDavid Shah2019-07-251-2/+2
|/
* Merge pull request #1182 from koriakin/xc6s-bramEddie Hung2019-07-119-8/+598
|\
| * synth_xilinx: Initial Spartan 6 block RAM inference support.Marcin Kościelnicki2019-07-119-8/+598
* | xilinx: Fix the default values for FDPE/FDSE INIT attributes to match ISE/Viv...Marcin Kościelnicki2019-07-112-6/+6
|/
* Merge pull request #1180 from YosysHQ/eddie/no_abc9_retimeEddie Hung2019-07-101-5/+8
|\
| * Error out if -abc9 and -retime specifiedEddie Hung2019-07-101-5/+8
* | Add some spacingEddie Hung2019-07-101-9/+9
* | Add some ASCII art explaining mux decompositionEddie Hung2019-07-101-0/+21
* | Call muxpack and pmux2shiftx before cmp2lutEddie Hung2019-07-091-9/+12
* | Restore opt_clean back to original placeEddie Hung2019-07-091-2/+1
* | Restore missing techmap -map +/cmp2lut.v with LUT_WIDTH=6Eddie Hung2019-07-091-0/+2
* | Extend using A[1] to preserve don't careEddie Hung2019-07-091-1/+9
* | Extend during mux decomposition with 1'bxEddie Hung2019-07-091-24/+3
* | Fix typo and commentsEddie Hung2019-07-091-4/+4
* | Merge remote-tracking branch 'origin/master' into xc7muxEddie Hung2019-07-091-19/+25
|\|
| * Merge branch 'eddie/script_from_wire' into eddie/xc7srl_cleanupEddie Hung2019-07-021-0/+2
| |\
| * | Cleanup SRL inference/make more consistentEddie Hung2019-06-291-19/+25
* | | synth_xilinx to call commands of synth -coarse directlyEddie Hung2019-07-091-3/+20
* | | Revert "synth_xilinx to call "synth -run coarse" with "-keepdc""Eddie Hung2019-07-091-2/+2
* | | Fix spacingEddie Hung2019-07-091-1/+1
* | | Fix spacingEddie Hung2019-07-091-1/+1
* | | Decompose mux inputs in delay-orientated (rather than area) fashionEddie Hung2019-07-081-18/+30
* | | Do not call opt -mux_undef (part of -full) before muxcoverEddie Hung2019-07-081-1/+5
* | | Add one more commentEddie Hung2019-07-081-0/+3
* | | Less thinkingEddie Hung2019-07-081-3/+3
* | | RewordEddie Hung2019-07-081-2/+2
* | | synth_xilinx to call "synth -run coarse" with "-keepdc"Eddie Hung2019-07-081-2/+2
* | | Map $__XILINX_SHIFTX in a more balanced mannerEddie Hung2019-07-081-36/+49
* | | CapitalisationEddie Hung2019-07-081-1/+1
* | | Add synth_xilinx -widemux recommended valueEddie Hung2019-07-081-1/+1
* | | Fixes for 2:1 muxesEddie Hung2019-07-082-5/+30
generated by cgit v1.2.3 (git 2.25.1) at 2025-03-29 15:04:39 +0000