index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
techlibs
/
xilinx
Commit message (
Expand
)
Author
Age
Files
Lines
*
Fix upper XC7 LUT[78] delays to use I[01] -> O delay not S -> O
Eddie Hung
2019-06-15
1
-2
/
+2
*
As per @daveshah1 remove async DFF timing from xilinx
Eddie Hung
2019-06-14
1
-2
/
+2
*
Add XC7_WIRE_DELAY macro to synth_xilinx.cc
Eddie Hung
2019-06-14
1
-1
/
+3
*
Update delays based on SymbiFlow/prjxray-db
Eddie Hung
2019-06-14
1
-12
/
+13
*
Rename +/xilinx/abc.{box,lut} -> abc_xc7.{box,lut}
Eddie Hung
2019-06-14
4
-3
/
+3
*
Remove WIP ABC9 flop support
Eddie Hung
2019-06-14
2
-18
/
+18
*
Make doc consistent
Eddie Hung
2019-06-14
1
-1
/
+1
*
Fix name clash
Eddie Hung
2019-06-13
1
-4
/
+8
*
Move neg-pol to pos-pol mapping from ff_map to cells_map.v
Eddie Hung
2019-06-12
1
-0
/
+8
*
Reduce diff with master
Eddie Hung
2019-06-12
1
-1
/
+1
*
Fix spacing
Eddie Hung
2019-06-12
1
-6
/
+6
*
Remove wide mux inference
Eddie Hung
2019-06-12
4
-194
/
+3
*
Retry "Add "-W' wire delay arg to abc9, use from synth_xilinx"
Eddie Hung
2019-06-12
1
-1
/
+1
*
Revert "Add "-W' wire delay arg to abc9, use from synth_xilinx"
Eddie Hung
2019-06-12
1
-1
/
+1
*
Add "-W' wire delay arg to abc9, use from synth_xilinx
Eddie Hung
2019-06-11
1
-1
/
+1
*
Disable dist RAM boxes due to comb loop
Eddie Hung
2019-06-11
1
-2
/
+2
*
Remove #ifndef ABC
Eddie Hung
2019-06-11
1
-4
/
+0
*
Revert "Revert "Move ff_map back after ABC for shregmap""
Eddie Hung
2019-06-10
1
-5
/
+5
*
Revert "Rename shregmap -tech xilinx -> xilinx_dynamic"
Eddie Hung
2019-06-10
1
-2
/
+2
*
Comment out muxpack (currently broken)
Eddie Hung
2019-06-07
1
-2
/
+2
*
$__XILINX_MUX_ -> $__XILINX_SHIFTX
Eddie Hung
2019-06-06
2
-11
/
+11
*
Fix muxcover and its techmapping
Eddie Hung
2019-06-06
2
-3
/
+3
*
Run muxpack and muxcover in synth_xilinx
Eddie Hung
2019-06-06
2
-1
/
+18
*
Remove abc_flop attributes for now
Eddie Hung
2019-06-06
1
-56
/
+10
*
Update abc attributes on FD*E_1
Eddie Hung
2019-06-05
1
-6
/
+26
*
Cleanup
Eddie Hung
2019-06-05
2
-17
/
+0
*
Call shregmap -tech xilinx_static
Eddie Hung
2019-06-05
1
-1
/
+1
*
Revert "Move ff_map back after ABC for shregmap"
Eddie Hung
2019-06-05
1
-4
/
+4
*
Rename shregmap -tech xilinx -> xilinx_dynamic
Eddie Hung
2019-06-04
1
-2
/
+2
*
Add space between -D and _ABC
Eddie Hung
2019-06-04
1
-2
/
+2
*
Add (* abc_flop_q *) to brams_bb.v
Eddie Hung
2019-06-04
1
-8
/
+8
*
Fix name clash
Eddie Hung
2019-06-04
1
-11
/
+11
*
Add mux_map.v for wide mux
Eddie Hung
2019-06-04
4
-30
/
+82
*
Move ff_map back after ABC for shregmap
Eddie Hung
2019-06-03
1
-4
/
+4
*
Respect -nocarry
Eddie Hung
2019-06-03
1
-1
/
+3
*
Fix pmux2shiftx logic
Eddie Hung
2019-06-03
1
-1
/
+1
*
Merge mistake
Eddie Hung
2019-06-03
1
-14
/
+6
*
Merge remote-tracking branch 'origin/master' into xc7mux
Eddie Hung
2019-06-03
1
-1
/
+5
|
\
|
*
Remove extra newline
Eddie Hung
2019-06-03
1
-1
/
+0
|
*
Execute techmap and arith_map simultaneously
Eddie Hung
2019-06-03
1
-6
/
+6
*
|
Typo
Eddie Hung
2019-06-03
1
-1
/
+1
*
|
IS_C_INVERTED
Eddie Hung
2019-06-03
1
-4
/
+4
*
|
Fix `ifndef
Eddie Hung
2019-06-03
1
-1
/
+1
*
|
Add flops as blackboxes
Eddie Hung
2019-05-31
2
-0
/
+27
*
|
Add FD*E_1 -> FD*E techmap rules
Eddie Hung
2019-05-31
1
-5
/
+31
*
|
Techmap flops before ABC again
Eddie Hung
2019-05-31
1
-4
/
+4
*
|
Merge branch 'xaig' into xc7mux
Eddie Hung
2019-05-31
1
-0
/
+1
|
\
\
|
*
\
Merge remote-tracking branch 'origin/master' into xaig
Eddie Hung
2019-04-22
6
-36
/
+222
|
|
\
\
|
*
\
\
Merge remote-tracking branch 'origin/master' into xaig
Eddie Hung
2019-04-22
1
-8
/
+10
|
|
\
\
\
|
*
\
\
\
Merge remote-tracking branch 'origin/master' into xaig
Eddie Hung
2019-04-20
2
-10
/
+12
|
|
\
\
\
\
[next]
