diff options
author | Eddie Hung <eddie@fpgeh.com> | 2019-05-31 13:03:03 -0700 |
---|---|---|
committer | Eddie Hung <eddie@fpgeh.com> | 2019-05-31 13:03:03 -0700 |
commit | eb08e71bd10004cb37c3ceab37607866d9240630 (patch) | |
tree | 21754a7525d42c3662d081c7d9b995d731fae00f /techlibs/xilinx | |
parent | a379234f56753c3d72a6966c380ac6f83fde789c (diff) | |
parent | ac2aff9e28a087a9a2697cd6ccf754af738903a7 (diff) | |
download | yosys-eb08e71bd10004cb37c3ceab37607866d9240630.tar.gz yosys-eb08e71bd10004cb37c3ceab37607866d9240630.tar.bz2 yosys-eb08e71bd10004cb37c3ceab37607866d9240630.zip |
Merge branch 'xaig' into xc7mux
Diffstat (limited to 'techlibs/xilinx')
-rw-r--r-- | techlibs/xilinx/synth_xilinx.cc | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/techlibs/xilinx/synth_xilinx.cc b/techlibs/xilinx/synth_xilinx.cc index ecfb94610..cc667b919 100644 --- a/techlibs/xilinx/synth_xilinx.cc +++ b/techlibs/xilinx/synth_xilinx.cc @@ -294,6 +294,7 @@ struct SynthXilinxPass : public ScriptPass else run(abc + " -luts 2:2,3,6:5,10,20" + string(retime ? " -dff" : "")); run("clean"); + // This shregmap call infers fixed length shift registers after abc // has performed any necessary retiming if (!nosrl || help_mode) |