aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/xilinx
Commit message (Expand)AuthorAgeFilesLines
* Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2020-01-065-1674/+509
|\
| * Wrap arrival functions inside `YOSYS tooEddie Hung2020-01-061-0/+2
| * Fix return value of arrival time functions, fix wordEddie Hung2020-01-061-18/+14
| * Drive $[ABCD] explicitlyEddie Hung2020-01-021-15/+21
| * Merge remote-tracking branch 'origin/master' into eddie/abc9_dsp_refactorEddie Hung2020-01-022-9/+9
| |\
| * | ifndef __ICARUS__ -> ifdef YOSYSEddie Hung2020-01-011-2/+2
| * | Rework abc9's DSP48E1 modelEddie Hung2020-01-015-1656/+506
* | | Fix spacingEddie Hung2020-01-021-1/+1
* | | synth_xilinx -dff to work with abc tooEddie Hung2020-01-021-6/+14
* | | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2020-01-022-24/+44
|\ \ \ | | |/ | |/|
| * | Merge pull request #1601 from YosysHQ/eddie/synth_retimeEddie Hung2020-01-021-3/+3
| |\ \
| | * | Update doc that "-retime" calls abc with "-dff -D 1"Eddie Hung2019-12-301-1/+1
| | * | Revert "Revert "synth_* with -retime option now calls abc with -D 1 as well""Eddie Hung2019-12-301-2/+2
| * | | ifdef __ICARUS__ -> ifndef YOSYSEddie Hung2020-01-011-6/+6
| | |/ | |/|
| * | Update timings for Xilinx S7 cellsEddie Hung2019-12-301-15/+35
* | | Update commentsEddie Hung2020-01-021-11/+6
* | | abc9 -keepff -> -dff; refactor dff operationsEddie Hung2020-01-022-58/+58
* | | Clamp -46ps for FDPE* tooEddie Hung2020-01-011-2/+2
* | | Restore abc9 -keepffEddie Hung2020-01-012-86/+6
* | | Re-arrange FD orderEddie Hung2019-12-313-182/+182
* | | Cleanup xilinx boxesEddie Hung2019-12-312-391/+425
* | | Update abc9_xc7.box commentsEddie Hung2019-12-311-18/+18
* | | FDCE ports to be alphabeticalEddie Hung2019-12-311-3/+3
* | | Fix attributes on $__ABC9_ASYNC[01] whiteboxEddie Hung2019-12-311-2/+2
* | | Fix incorrect $__ABC9_ASYNC[01] boxEddie Hung2019-12-311-2/+2
* | | Do not offset FD* box timings due to -46ps TsuEddie Hung2019-12-301-12/+21
* | | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-12-308-21/+374
|\| |
| * | Merge remote-tracking branch 'origin/master' into iopad_defaultMiodrag Milanovic2019-12-288-10/+368
| |\|
| | * Merge pull request #1593 from YosysHQ/mwk/dsp48a1-pmgenMarcin Kościelnicki2019-12-253-3/+6
| | |\
| | | * xilinx_dsp: Initial DSP48A/DSP48A1 support.Marcin Kościelnicki2019-12-223-3/+6
| | * | xilinx: Test our DSP48A/DSP48A1 simulation models.Marcin Kościelnicki2019-12-235-7/+362
| | |/
| * | Addressed review commentsMiodrag Milanovic2019-12-211-2/+3
| * | iopad no op for compatibility with old scriptsMiodrag Milanovic2019-12-211-0/+3
| * | Make iopad option default for all xilinx flowsMiodrag Milanovic2019-12-211-14/+5
| |/
* | Tidy up abc9_map.vEddie Hung2019-12-301-103/+103
* | Add "synth_xilinx -dff" option, cleanup abc9Eddie Hung2019-12-302-2/+98
* | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-12-201-24/+10
|\|
| * Add abc9_arrival times for RAM{32,64}MEddie Hung2019-12-201-24/+10
* | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-12-204-172/+240
|\|
| * Add RAM{32,64}M to abc9_map.vEddie Hung2019-12-201-0/+78
| * Revert "Optimise write_xaiger"Eddie Hung2019-12-201-5/+0
| * Merge pull request #1558 from YosysHQ/eddie/xaiger_cleanupEddie Hung2019-12-191-0/+5
| |\
| | * techmap/aigmap of whiteboxes to occur before abc9 instead of in write_xaigerEddie Hung2019-12-061-0/+5
| * | xilinx: Add simulation models for remaining CLB primitives.Marcin Kościelnicki2019-12-193-156/+210
| * | xilinx_dffopt: Keep order of LUT inputs.Marcin Kościelnicki2019-12-191-16/+30
* | | Add RAM{32,64}M to abc9_map.vEddie Hung2019-12-191-0/+78
* | | Split into $__ABC9_ASYNC[01], do not add cell->type to clkdomain_tEddie Hung2019-12-195-36/+55
* | | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-12-1912-77/+967
|\| |
| * | xilinx: Add xilinx_dffopt pass (#1557)Marcin Kościelnicki2019-12-186-22/+389
| * | xilinx: Improve flip-flop handling.Marcin Kościelnicki2019-12-184-38/+228