aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/xilinx
Commit message (Collapse)AuthorAgeFilesLines
* Re-enable &mfs for synth_{ecp5,xilinx}Eddie Hung2020-01-061-1/+0
|
* Wrap arrival functions inside `YOSYS tooEddie Hung2020-01-061-0/+2
|
* Fix return value of arrival time functions, fix wordEddie Hung2020-01-061-18/+14
|
* Drive $[ABCD] explicitlyEddie Hung2020-01-021-15/+21
|
* Merge remote-tracking branch 'origin/master' into eddie/abc9_dsp_refactorEddie Hung2020-01-022-9/+9
|\
| * Merge pull request #1601 from YosysHQ/eddie/synth_retimeEddie Hung2020-01-021-3/+3
| |\ | | | | | | "abc -dff" to no longer retime by default
| | * Update doc that "-retime" calls abc with "-dff -D 1"Eddie Hung2019-12-301-1/+1
| | |
| | * Revert "Revert "synth_* with -retime option now calls abc with -D 1 as well""Eddie Hung2019-12-301-2/+2
| | | | | | | | | | | | This reverts commit 6008bb7002f874e5c748eaa2050e7b6c17b32745.
| * | ifdef __ICARUS__ -> ifndef YOSYSEddie Hung2020-01-011-6/+6
| | |
* | | ifndef __ICARUS__ -> ifdef YOSYSEddie Hung2020-01-011-2/+2
| | |
* | | Rework abc9's DSP48E1 modelEddie Hung2020-01-015-1656/+506
|/ /
* | Update timings for Xilinx S7 cellsEddie Hung2019-12-301-15/+35
| |
* | Merge remote-tracking branch 'origin/master' into iopad_defaultMiodrag Milanovic2019-12-288-10/+368
|\|
| * Merge pull request #1593 from YosysHQ/mwk/dsp48a1-pmgenMarcin Kościelnicki2019-12-253-3/+6
| |\ | | | | | | xilinx_dsp: Initial DSP48A/DSP48A1 support.
| | * xilinx_dsp: Initial DSP48A/DSP48A1 support.Marcin Kościelnicki2019-12-223-3/+6
| | |
| * | xilinx: Test our DSP48A/DSP48A1 simulation models.Marcin Kościelnicki2019-12-235-7/+362
| |/
* | Addressed review commentsMiodrag Milanovic2019-12-211-2/+3
| |
* | iopad no op for compatibility with old scriptsMiodrag Milanovic2019-12-211-0/+3
| |
* | Make iopad option default for all xilinx flowsMiodrag Milanovic2019-12-211-14/+5
|/
* Add abc9_arrival times for RAM{32,64}MEddie Hung2019-12-201-24/+10
|
* Add RAM{32,64}M to abc9_map.vEddie Hung2019-12-201-0/+78
|
* Revert "Optimise write_xaiger"Eddie Hung2019-12-201-5/+0
|
* Merge pull request #1558 from YosysHQ/eddie/xaiger_cleanupEddie Hung2019-12-191-0/+5
|\ | | | | Optimise write_xaiger
| * techmap/aigmap of whiteboxes to occur before abc9 instead of in write_xaigerEddie Hung2019-12-061-0/+5
| |
* | xilinx: Add simulation models for remaining CLB primitives.Marcin Kościelnicki2019-12-193-156/+210
| |
* | xilinx_dffopt: Keep order of LUT inputs.Marcin Kościelnicki2019-12-191-16/+30
| | | | | | | | See rationale at https://github.com/YosysHQ/yosys/pull/1557#discussion_r359196549
* | xilinx: Add xilinx_dffopt pass (#1557)Marcin Kościelnicki2019-12-186-22/+389
| |
* | xilinx: Improve flip-flop handling.Marcin Kościelnicki2019-12-184-38/+228
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This adds support for infering more kinds of flip-flops: - FFs with async set/reset and clock enable - FFs with sync set/reset - FFs with sync set/reset and clock enable Some passes have been moved (and some added) in order for dff2dffs to work correctly. This gives us complete coverage of Virtex 6+ and Spartan 6 flip-flop capabilities (though not latch capabilities). Older FPGAs also support having both a set and a reset input, which will be handled at a later data.
* | Merge pull request #1574 from YosysHQ/eddie/xilinx_lutramEddie Hung2019-12-163-12/+301
|\ \ | | | | | | xilinx: add LUTRAM rules for RAM32M, RAM64M
| * \ Merge branch 'eddie/xilinx_lutram' of github.com:YosysHQ/yosys into ↵Eddie Hung2019-12-161-2/+8
| |\ \ | | | | | | | | | | | | eddie/xilinx_lutram
| | * | Populate DID/DOD even if unusedEddie Hung2019-12-161-2/+8
| | | |
| * | | Rename *RAM{32,64}M rules to RAM{32X2,64X1}QEddie Hung2019-12-162-6/+6
| |/ /
| * | Disable RAM16X1D match rule; carry-over from LUT4 archesEddie Hung2019-12-131-6/+9
| | |
| * | RAM64M8 to also have [5:0] for addressEddie Hung2019-12-131-8/+8
| | |
| * | Add RAM32X6SDP and RAM64X3SDP modesEddie Hung2019-12-122-8/+120
| | |
| * | Fix RAM64M model to have 6 bit address busEddie Hung2019-12-121-4/+4
| | |
| * | Add memory rules for RAM16X1D, RAM32M, RAM64MEddie Hung2019-12-122-0/+168
| | |
* | | Add unconditional match blocks for force RAMEddie Hung2019-12-161-4/+36
| | |
* | | Update xc7/xcu bram rulesEddie Hung2019-12-161-8/+4
| | |
* | | Removing fixed attribute value to !ramstyle rulesDiego H2019-12-151-4/+4
| | |
* | | Merging attribute rules into a single match block; Adding testsDiego H2019-12-151-18/+12
| | |
* | | Refactoring memory attribute matching based on IEEE 1364.1 and Tool specificDiego H2019-12-131-0/+19
| | |
* | | Merge pull request #1533 from dh73/bram_xilinxEddie Hung2019-12-131-6/+9
|\ \ \ | |/ / |/| | Adjust Xilinx xc7/xcu BRAM min bits threshold for RAMB18E1
| * | Fixing citation in xc7_xcu_brams.txt file. Fixing RAMB36E1 test.Diego H2019-12-121-5/+5
| | |
| * | Updating RAMB36E1 thresholds. Adding test for both RAMB18E1/RAMB36E1Diego H2019-12-121-2/+2
| | |
| * | Merge https://github.com/YosysHQ/yosys into bram_xilinxDiego H2019-12-125-633/+868
| |\|
| * | Adjusting Vivado's BRAM min bits threshold for RAMB18E1Diego H2019-11-271-2/+5
| | |
* | | abc9_map.v: fix Xilinx LUTRAMEddie Hung2019-12-121-6/+6
| |/ |/|
* | xilinx: Add tristate buffer mapping. (#1528)Marcin Kościelnicki2019-12-042-9/+16
| | | | | | Fixes #1225.
* | xilinx: Add models for LUTRAM cells. (#1537)Marcin Kościelnicki2019-12-043-624/+831
| |
generated by cgit v1.2.3 (git 2.25.1) at 2025-01-19 18:36:26 +0000