| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | xilinx: Add simulation model for DSP48 (Virtex 4). | Marcin Kościelnicki | 2020-01-29 | 1 | -0/+3 |
| * | xilinx: Test our DSP48A/DSP48A1 simulation models. | Marcin Kościelnicki | 2019-12-23 | 1 | -0/+4 |
| * | [wip] sim model testing | David Shah | 2019-08-08 | 1 | -1/+5 |
| * | [wip] sim model testing | David Shah | 2019-08-08 | 1 | -0/+1 |
| * | Added Xilinx test case for initialized brams | Clifford Wolf | 2015-04-06 | 1 | -0/+3 |
| * | Towards Xilinx bram support | Clifford Wolf | 2015-01-05 | 1 | -0/+3 |
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |