aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/xilinx/synth_xilinx.cc
Commit message (Expand)AuthorAgeFilesLines
* Remove wreduce callEddie Hung2019-09-101-1/+0
* Add comment for why opt_expr is necessaryEddie Hung2019-09-101-0/+2
* Revert "Remove "opt_expr -fine" call"Eddie Hung2019-09-101-0/+1
* Rename label to map_dspEddie Hung2019-09-101-1/+1
* Remove "opt_expr -fine" callEddie Hung2019-09-101-1/+0
* Merge remote-tracking branch 'origin/master' into xc7dspEddie Hung2019-09-051-9/+12
|\
| * Merge branch 'eddie/xilinx_srl' into xaig_arrivalEddie Hung2019-08-281-15/+22
| |\
| * \ Merge remote-tracking branch 'origin/master' into xaig_arrivalEddie Hung2019-08-281-1/+53
| |\ \
| * | | Use semicolonEddie Hung2019-08-211-1/+1
| * | | techmap before readEddie Hung2019-08-211-1/+1
| * | | xilinx to use abc_map.v with -max_iter 1Eddie Hung2019-08-201-1/+1
| * | | Remove sequential extensionEddie Hung2019-08-201-5/+1
| * | | Cleanup techmap in map_lutsEddie Hung2019-08-201-3/+5
| * | | Move `techmap abc_map.v` into map_lutsEddie Hung2019-08-201-1/+2
| * | | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-08-201-14/+17
| |\ \ \
| * | | | Remove -icellsEddie Hung2019-08-201-2/+2
| * | | | Use abc_{map,unmap,model}.vEddie Hung2019-08-201-6/+6
| * | | | Merge branch 'eddie/abc9_refactor' into xaig_dffEddie Hung2019-08-161-6/+21
| |\ \ \ \
| * | | | | Move ABC FF stuff to abc_ff.v; add support for other FD* typesEddie Hung2019-07-101-1/+1
| * | | | | synth_xilinx's map_cells stage to techmap ff_map.vEddie Hung2019-07-101-0/+2
| * | | | | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-07-101-30/+103
| |\ \ \ \ \
| * \ \ \ \ \ Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-07-011-27/+46
| |\ \ \ \ \ \
| * \ \ \ \ \ \ Merge remote-tracking branch 'origin/xaig' into xaig_dffEddie Hung2019-06-171-1/+2
| |\ \ \ \ \ \ \
| * | | | | | | | Fix initialisation of flopsEddie Hung2019-06-151-11/+11
| * | | | | | | | Map to $_FF_ instead of $_DFF_P_ to prevent recursion issuesEddie Hung2019-06-151-1/+1
| * | | | | | | | Wrap FDRE with $__ABC_FDRE containing combEddie Hung2019-06-151-7/+15
* | | | | | | | | Merge remote-tracking branch 'origin/master' into xc7dspEddie Hung2019-08-301-14/+23
|\ \ \ \ \ \ \ \ \ | | |_|_|_|_|_|_|/ | |/| | | | | | |
| * | | | | | | | Merge remote-tracking branch 'origin/master' into eddie/xilinx_srlEddie Hung2019-08-281-1/+45
| |\ \ \ \ \ \ \ \ | | | |_|_|_|_|_|/ | | |/| | | | | |
| * | | | | | | | Merge branch 'master' into eddie/xilinx_srlEddie Hung2019-08-261-0/+8
| |\ \ \ \ \ \ \ \
| * | | | | | | | | xilinx_srl now copes with word-level flops $dff{,e}Eddie Hung2019-08-231-8/+3
| * | | | | | | | | Add variable length support to xilinx_srlEddie Hung2019-08-211-4/+3
| * | | | | | | | | abc9 to perform new 'map_ffs' before 'map_luts'Eddie Hung2019-08-211-3/+18
| * | | | | | | | | Add init supportEddie Hung2019-08-211-1/+1
| | |_|_|_|_|_|_|/ | |/| | | | | | |
* | | | | | | | | Merge branch 'xc7dsp' of github.com:YosysHQ/yosys into xc7dspEddie Hung2019-08-301-1/+52
|\ \ \ \ \ \ \ \ \
| * \ \ \ \ \ \ \ \ Merge branch 'master' into xc7dspDavid Shah2019-08-301-13/+68
| |\ \ \ \ \ \ \ \ \ | | | |_|/ / / / / / | | |/| | | | | | |
| | * | | | | | | | Merge branch 'master' into mwk/xilinx_bufgmapEddie Hung2019-08-261-0/+8
| | |\ \ \ \ \ \ \ \ | | | | |/ / / / / / | | | |/| | | | | |
| | | * | | | | | | Add undocumented featureEddie Hung2019-08-231-0/+8
| | | |/ / / / / /
| | * | | | | | | Merge remote-tracking branch 'origin/master' into mwk/xilinx_bufgmapEddie Hung2019-08-231-14/+17
| | |\| | | | | |
| | * | | | | | | minor review fixesMarcin Kościelnicki2019-08-131-1/+1
| | * | | | | | | review fixesMarcin Kościelnicki2019-08-131-18/+27
| | * | | | | | | Add clock buffer insertion pass, improve iopadmap.Marcin Kościelnicki2019-08-131-1/+36
| | | |_|_|_|_|/ | | |/| | | | |
* | | | | | | | Merge remote-tracking branch 'origin/master' into xc7dspEddie Hung2019-08-201-14/+17
|\ \ \ \ \ \ \ \ | | |_|/ / / / / | |/| | | | | |
| * | | | | | | Merge remote-tracking branch 'origin/master' into eddie/synth_xilinxEddie Hung2019-08-201-1/+1
| |\ \ \ \ \ \ \ | | | |/ / / / / | | |/| | | | |
| * | | | | | | Work in progress for renaming labels/options in synth_xilinxEddie Hung2019-07-181-14/+17
* | | | | | | | Merge branch 'xc7dsp' of github.com:YosysHQ/yosys into xc7dspEddie Hung2019-08-151-1/+5
|\ \ \ \ \ \ \ \ | | |_|/ / / / / | |/| | | | | |
| * | | | | | | xilinx: Rework labels for faster Verilator testingDavid Shah2019-08-131-1/+5
* | | | | | | | Add DSP_A_MAXWIDTH_PARTIAL, refactorEddie Hung2019-08-131-1/+1
|/ / / / / / /
* | | | | | | Merge remote-tracking branch 'origin/master' into xc7dspEddie Hung2019-08-121-1/+1
|\ \ \ \ \ \ \ | | |/ / / / / | |/| | | | |
| * | | | | | stoi -> atoiEddie Hung2019-08-071-1/+1
| |/ / / / /
* | | | | | Pack partial-product adder DSP48E1 packingEddie Hung2019-08-091-0/+2