index
:
iCE40/yosys
master
clone of https://github.com/YosysHQ/yosys
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
techlibs
/
xilinx
/
abc_map.v
Commit message (
Expand
)
Author
Age
Files
Lines
*
Remove need for $currQ port connection
Eddie Hung
2019-09-30
1
-31
/
+38
*
Add explanation to abc_map.v
Eddie Hung
2019-09-30
1
-0
/
+16
*
Merge remote-tracking branch 'origin/master' into xaig_dff
Eddie Hung
2019-09-29
1
-17
/
+341
|
\
|
*
Add techmap_autopurge to outputs in abc_map.v too
Eddie Hung
2019-09-23
1
-11
/
+11
|
*
Tidy up, fix undriven
Eddie Hung
2019-09-19
1
-32
/
+34
|
*
$__ABC_REG to have WIDTH parameter
Eddie Hung
2019-09-19
1
-16
/
+16
|
*
Fix DSP48E1 timing by breaking P path if MREG or PREG
Eddie Hung
2019-09-19
1
-30
/
+27
|
*
Revert "Different approach to timing"
Eddie Hung
2019-09-19
1
-80
/
+61
|
*
Different approach to timing
Eddie Hung
2019-09-19
1
-61
/
+80
|
*
Suppress $anyseq warnings
Eddie Hung
2019-09-19
1
-15
/
+32
|
*
Use (* techmap_autopurge *) to suppress techmap warnings
Eddie Hung
2019-09-19
1
-55
/
+55
|
*
Fix copy-paste
Eddie Hung
2019-09-18
1
-2
/
+2
|
*
Add `undef DSP48E1_INST
Eddie Hung
2019-09-13
1
-4
/
+5
|
*
Add no MULT no DPORT config
Eddie Hung
2019-09-13
1
-127
/
+91
|
*
Add support for MULT and DPORT
Eddie Hung
2019-09-13
1
-4
/
+130
|
*
Rename to techmap_guard
Eddie Hung
2019-09-12
1
-2
/
+3
|
*
Initial DSP48E1 box support
Eddie Hung
2019-09-12
1
-0
/
+216
*
|
Big rework; flop info now mostly in cells_sim.v
Eddie Hung
2019-09-28
1
-31
/
+46
*
|
Merge remote-tracking branch 'origin/master' into xaig_dff
Eddie Hung
2019-09-27
1
-15
/
+13
|
\
|
|
*
Resolve TODO with pin assignments for SRL*
Eddie Hung
2019-09-04
1
-4
/
+2
|
*
xilinx to use abc_map.v with -max_iter 1
Eddie Hung
2019-08-20
1
-13
/
+13
*
|
Revert "Remove sequential extension"
Eddie Hung
2019-08-20
1
-0
/
+97
|
/
*
Remove sequential extension
Eddie Hung
2019-08-20
1
-97
/
+0
*
LUTMUX -> LUTMUX6
Eddie Hung
2019-08-20
1
-2
/
+2
*
Remove delays from abc_map.v
Eddie Hung
2019-08-20
1
-5
/
+2
*
Typo
Eddie Hung
2019-08-20
1
-1
/
+1
*
Wrap SRL{16,32} too
Eddie Hung
2019-08-20
1
-0
/
+36
*
Wrap LUTRAMs in order to capture comb/seq behaviour
Eddie Hung
2019-08-20
1
-0
/
+69
*
Use abc_{map,unmap,model}.v
Eddie Hung
2019-08-20
1
-0
/
+120