aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/intel_alm/common/mem_sim.v
Commit message (Expand)AuthorAgeFilesLines
* intel_alm: Add global buffer insertiongatecat2021-05-151-2/+4
* intel_alm: direct M10K instantiationDan Ravensloft2020-07-271-0/+34
* intel_alm: add additional ABC9 timingsDan Ravensloft2020-07-231-4/+9
* Revert "intel_alm: direct M10K instantiation"Lofty2020-07-131-34/+0
* intel_alm: direct M10K instantiationDan Ravensloft2020-07-051-0/+34
* intel_alm: ABC9 sequential optimisationsDan Ravensloft2020-07-041-0/+10
* intel_alm: direct LUTRAM cell instantiationDan Ravensloft2020-05-071-0/+60