aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/intel/cyclonev
Commit message (Expand)AuthorAgeFilesLines
* Add force_downto and force_upto wire attributes.Marcelina Koƛcielnicka2020-05-192-0/+7
* Fixing issues in CycloneV cell simDiego2019-04-111-3/+9
* Reduce amount of trailing whitespace in code baseLarry Doolittle2019-02-281-2/+2
* Fix typographical and grammatical errors and inconsistencies.whitequark2019-01-021-1/+1
* Fixed broken Quartus backend on dffeas init value (Error (12170): Illegal val...c60k282018-03-311-32/+43
* Clean whitespace and permissions in techlibs/intelLarry Doolittle2017-10-053-69/+69
* Adding Cyclone IV (E, GX), Arria 10, Cyclone V and LPM functions (ALTPLL and ...dh732017-10-013-0/+360