aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/intel/cyclonev/cells_map.v
Commit message (Collapse)AuthorAgeFilesLines
* intel: move Cyclone V support to intel_almDan Ravensloft2020-08-201-126/+0
|
* intel: Use dfflegalize.Marcelina Kościelnicka2020-07-131-37/+0
|
* Update dff2dffe, dff2dffs, zinit to new FF types.Marcelina Kościelnicka2020-06-231-1/+1
|
* Add force_downto and force_upto wire attributes.Marcelina Kościelnicka2020-05-191-0/+1
| | | | Fixes #2058.
* Reduce amount of trailing whitespace in code baseLarry Doolittle2019-02-281-2/+2
|
* Fixed broken Quartus backend on dffeas init value (Error (12170): Illegal ↵c60k282018-03-311-32/+43
| | | | value for the POWER_UP parameter. Fixed and tested Cyclone V device
* Clean whitespace and permissions in techlibs/intelLarry Doolittle2017-10-051-55/+55
|
* Adding Cyclone IV (E, GX), Arria 10, Cyclone V and LPM functions (ALTPLL and ↵dh732017-10-011-0/+151
M9K); M9K is not finished yet. Achronix Speedster also in this commit. Both Arria10 and Speedster-i are still experimental due complexity, but you can experiment around those devices right now