aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/gowin
Commit message (Expand)AuthorAgeFilesLines
* Fix formatting for msys2 mingw build using GetSizeMiodrag Milanovic2019-08-011-2/+2
* Merge branch 'master' of https://github.com/dh73/yosys_gowin into dh73-masterClifford Wolf2019-04-2210-10/+458
|\
| * GoWin enablement: DRAM, initial BRAM, DRAM init, DRAM sim and synth_gowin flowDiego2019-04-1210-11/+459
* | Make nobram false by default for gowinMiodrag Milanovic2019-04-021-1/+1
|/
* Reduce amount of trailing whitespace in code baseLarry Doolittle2019-02-282-7/+7
* Unify usage of noflatten among architecturesMiodrag Milanovic2019-01-041-3/+11
* Fix typographical and grammatical errors and inconsistencies.whitequark2019-01-021-1/+1
* Changes in GoWin synth commands and ALU primitive supportDiego H2018-12-034-4/+83
* Consistent use of 'override' for virtual methods in derived classes.Henner Zeller2018-07-201-4/+4
* Indenting fixes in gowin sim cell libClifford Wolf2016-11-081-20/+28
* Added hex constant support to write_verilogClifford Wolf2016-11-031-1/+1
* Added initial version of "synth_gowin"Clifford Wolf2016-11-014-0/+266