index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
techlibs
/
gowin
Commit message (
Expand
)
Author
Age
Files
Lines
*
Use C++11 final/override keywords.
whitequark
2020-06-18
2
-6
/
+6
*
Add force_downto and force_upto wire attributes.
Marcelina Kościelnicka
2020-05-19
2
-0
/
+9
*
gowin,ecp5: remove generated files in `make clean`.
whitequark
2020-04-24
1
-2
/
+1
*
Get rid of dffsr2dff.
Marcelina Kościelnicka
2020-04-15
1
-1
/
+0
*
kernel: big fat patch to use more ID::*, otherwise ID(*)
Eddie Hung
2020-04-02
1
-5
/
+5
*
Removing cells_sim.v from bram techmap pass
Diego H
2020-02-06
1
-1
/
+1
*
synth_*: call 'opt -fast' after 'techmap'
Eddie Hung
2020-02-05
1
-1
/
+1
*
Add opt_lut_ins pass. (#1673)
Marcelina Kościelnicka
2020-02-03
1
-0
/
+1
*
Merge pull request #1604 from whitequark/unify-ram-naming
whitequark
2020-01-02
5
-15
/
+18
|
\
|
*
Harmonize BRAM/LUTRAM descriptions across all of Yosys.
whitequark
2020-01-01
5
-15
/
+18
*
|
Disable synth_gowin -abc9 as it offers no advantages yet
Eddie Hung
2019-12-30
1
-12
/
+12
*
|
Revert "Revert "synth_* with -retime option now calls abc with -D 1 as well""
Eddie Hung
2019-12-30
1
-1
/
+1
|
/
*
Use -match-init to not synth contradicting init values
Pepijn de Vos
2019-12-03
1
-1
/
+1
*
attempt to fix formatting
Pepijn de Vos
2019-11-25
1
-154
/
+154
*
gowin: add and test dff init values
Pepijn de Vos
2019-11-25
2
-41
/
+199
*
gowin: Add missing .gitignore entries
Marcin Kościelnicki
2019-11-22
1
-0
/
+2
*
Remove dff init altogether
Pepijn de Vos
2019-11-19
2
-3
/
+3
*
add help for nowidelut and abc9 options
Pepijn de Vos
2019-11-18
1
-1
/
+7
*
fix fsm test with proper clock enable polarity
Pepijn de Vos
2019-11-11
1
-4
/
+4
*
fix wide luts
Pepijn de Vos
2019-11-06
1
-12
/
+12
*
add IOBUF
Pepijn de Vos
2019-10-28
2
-1
/
+10
*
add tristate buffer and test
Pepijn de Vos
2019-10-28
2
-2
/
+8
*
More formatting
Pepijn de Vos
2019-10-28
1
-55
/
+49
*
really really fix formatting maybe
Pepijn de Vos
2019-10-28
1
-41
/
+41
*
undo formatting fuckup
Pepijn de Vos
2019-10-28
1
-25
/
+25
*
add wide luts
Pepijn de Vos
2019-10-28
3
-36
/
+119
*
add 32-bit BRAM and byte-enables
Pepijn de Vos
2019-10-28
2
-4
/
+25
*
ALU sim tweaks
Pepijn de Vos
2019-10-24
1
-11
/
+11
*
add a few more missing dff
Pepijn de Vos
2019-10-21
1
-7
/
+16
*
add negedge DFF
Pepijn de Vos
2019-10-21
2
-15
/
+139
*
use ADDSUB ALU mode to remove inverters
Pepijn de Vos
2019-10-21
2
-7
/
+77
*
remove duplicate DFFR
Pepijn de Vos
2019-10-16
1
-10
/
+0
*
Revert "add MUX support"
Pepijn de Vos
2019-09-06
3
-17
/
+0
*
fix BRAM width and init
Pepijn de Vos
2019-09-06
2
-12
/
+28
*
add more DFF to sim lib
Pepijn de Vos
2019-09-06
2
-6
/
+111
*
WIP aditional DFF primitives
Pepijn de Vos
2019-09-05
2
-1
/
+48
*
support bram initialisation
Pepijn de Vos
2019-09-05
5
-3
/
+25
*
use singleton ground and vcc nets, apparently this makes pnr happier
Pepijn de Vos
2019-09-05
1
-1
/
+1
*
add MUX support
Pepijn de Vos
2019-09-05
3
-0
/
+17
*
set undriven pads to zero
Pepijn de Vos
2019-09-04
1
-0
/
+1
*
Merge remote-tracking branch 'diego/gowin'
Pepijn de Vos
2019-09-04
2
-2
/
+2
|
\
|
*
Updating gowin
Diego H
2019-09-02
2
-2
/
+2
*
|
gowin: add splitnets to appease the PnR
Pepijn de Vos
2019-09-04
1
-0
/
+1
|
/
*
Fix formatting for msys2 mingw build using GetSize
Miodrag Milanovic
2019-08-01
1
-2
/
+2
*
Merge branch 'master' of https://github.com/dh73/yosys_gowin into dh73-master
Clifford Wolf
2019-04-22
10
-10
/
+458
|
\
|
*
GoWin enablement: DRAM, initial BRAM, DRAM init, DRAM sim and synth_gowin flow
Diego
2019-04-12
10
-11
/
+459
*
|
Make nobram false by default for gowin
Miodrag Milanovic
2019-04-02
1
-1
/
+1
|
/
*
Reduce amount of trailing whitespace in code base
Larry Doolittle
2019-02-28
2
-7
/
+7
*
Unify usage of noflatten among architectures
Miodrag Milanovic
2019-01-04
1
-3
/
+11
*
Fix typographical and grammatical errors and inconsistencies.
whitequark
2019-01-02
1
-1
/
+1
[next]