aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/gowin/cells_sim.v
Commit message (Expand)AuthorAgeFilesLines
* GoWin enablement: DRAM, initial BRAM, DRAM init, DRAM sim and synth_gowin flowDiego2019-04-121-0/+134
* Changes in GoWin synth commands and ALU primitive supportDiego H2018-12-031-0/+6
* Indenting fixes in gowin sim cell libClifford Wolf2016-11-081-20/+28
* Added initial version of "synth_gowin"Clifford Wolf2016-11-011-0/+51