iCE40/yosys - [no description]

	Commit message (Collapse)	Author	Age	Files	Lines
*	coolrunner2: Add an ANDTERM/XOR between chained FFs	Robert Ou	2018-03-31	1	-0/+58
\| \| \| \| \| \| \|	In some cases (e.g. the low bits of counters) the design might end up with a flip-flop whose input is directly driven by another flip-flop. This isn't possible in the Coolrunner-II architecture, so add a single AND term and XOR in this case.
*	coolrunner2: Split multi-bit nets	Robert Ou	2018-03-31	1	-0/+1
\| \| \| \| \|	The PAR tool doesn't expect any "dangling" nets with no drivers nor sinks. By splitting the nets, clean removes them.
*	coolrunner2: Add extraction for TFFs	Robert Ou	2018-03-31	3	-0/+54
\|
*	coolrunner2: Move LOC attributes onto the IO cells	Robert Ou	2018-01-17	1	-0/+2
\|
*	coolrunner2: Finish fixing special-use p-terms	Robert Ou	2017-09-01	1	-8/+20
\|
*	coolrunner2: Generate a feed-through AND term when necessary	Robert Ou	2017-09-01	1	-13/+31
\|
*	coolrunner2: Initial fixes for special p-terms	Robert Ou	2017-09-01	2	-1/+81
\| \| \| \| \|	Certain signals can only be controlled by a product term and not a sum-of-products. Do the initial work for fixing this.
*	coolrunner2: Fix mapping of flip-flops	Robert Ou	2017-09-01	1	-1/+0
\|
*	coolrunner2: Combine some for loops together	Robert Ou	2017-09-01	1	-16/+14
\|
*	coolrunner2: Add INVERT parameter to some BUFGs	Robert Ou	2017-08-14	1	-2/+6
\|
*	coolrunner2: Add FFs with clock enable to cells_sim.v	Robert Ou	2017-08-14	1	-0/+60
\|
*	Fix some c++ clang compiler errors	Clifford Wolf	2017-07-03	1	-3/+3
\|
*	Apply minor coding style changes to coolrunner2 target	Clifford Wolf	2017-07-03	2	-1/+1
\|
*	coolrunner2: Add a few more primitives	Robert Ou	2017-06-25	1	-0/+110
\| \| \| \|	These cannot be inferred yet, but add them to cells_sim.v for now
*	coolrunner2: Initial mapping of latches	Robert Ou	2017-06-25	4	-0/+63
\|
*	coolrunner2: Initial mapping of DFFs	Robert Ou	2017-06-25	4	-0/+76
\| \| \| \| \|	All DFFs map to either FDCP (matches Xilinx) or a custom FDCP_N (negative-edge triggered)
*	coolrunner2: Remove redundant INVERT_PTC	Robert Ou	2017-06-25	2	-4/+1
\|
*	coolrunner2: Remove debug prints	Robert Ou	2017-06-25	1	-2/+0
\|
*	coolrunner2: Correctly handle $_NOT_ after $sop	Robert Ou	2017-06-25	1	-5/+41
\|
*	coolrunner2: Also construct the XOR cell in the macrocell	Robert Ou	2017-06-25	2	-7/+34
\|
*	coolrunner2: Initial techmapping for $sop	Robert Ou	2017-06-25	4	-153/+268
\|
*	coolrunner2: Initial commit	Robert Ou	2017-06-24	3	-0/+223